The effects of physical design characteristics on the area - performance tradeoff curve

This paper describes two experiments designed to show the effects of wiring area and delay and unused area on final chip characteristics. An example behavioral specification is used to produce a range of automatically synthesized designs with varying constraints on cost and performance, using both pipelined and nonpipelined design styles. An analysis of chip layouts is performed, and recommendations for future high-level synthesis programs are given.

[1]  David W. Knapp.  Datapath optimization using feedback , 1991, Proceedings of the European Conference on Design Automation..

[2]  John J. Granacki,et al.  The Effect of Register-Transfer Design Tradeoffs on Chip Area and Performance , 1983, 20th Design Automation Conference Proceedings.

[3]  David Knapp.  Feedback-driven datapath optimization in Fasolt , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[4]  Alice C. Parker,et al.  Automated Synthesis of Digital Hardware , 1982, IEEE Transactions on Computers.

[5]  E. M. Girczyc,et al.  Automatic generation of microsequenced data paths to realize ada circuit descriptions , 1984 .

[6]  Daniel P. Siewiorek,et al.  The CMU RT-CAD system: an innovative approach to computer aided design , 1976, AFIPS '76.

[7]  Rajiv Jain,et al.  Experience with the ADAM Synthesis System , 1989, 26th ACM/IEEE Design Automation Conference.

[8]  M.C. McFarland.  Using Bottom-Up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavioral Descriptions , 1986, 23rd ACM/IEEE Design Automation Conference.

[9]  Daniel Gajski,et al.  Chippe: a system for constraint driven behavioral synthesis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..