Gate-diffusion input (GDI)-a novel power efficient method for digital circuits: a design methodology
暂无分享,去创建一个
[1] J R Burns,et al. SWITCHING RESPONSE OF COMPLEMENTARY SYMMETRY MOS TRANSISTOR LOGIC CIRCUITS , 1964 .
[2] Mohamed I. Elmasry,et al. Circuit techniques for CMOS low-power high-performance multipliers , 1996 .
[3] Wolfgang Fichtner,et al. Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.
[4] Israel A. Wagner,et al. Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[5] Yasuhiko Sasaki,et al. Top-down pass-transistor logic design , 1996, IEEE J. Solid State Circuits.
[6] Anura P. Jayasumana,et al. Pass-transistor logic design , 1991 .
[7] V. Adler,et al. Delay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Load , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.
[8] Takayasu Sakurai,et al. Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .
[9] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .
[10] Anantha P. Chandrakasan,et al. Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.
[11] Marios C. Papaefthymiou,et al. Precomputation-based sequential logic optimization for low power , 1994, IEEE Trans. Very Large Scale Integr. Syst..