A parallel hardware architecture for connected component labeling based on fast label merging

This paper presents a dedicated parallel hardware architecture for fast connected component labeling. Both, label generation and merging of equivalent labels are accelerated. Label generation is performed for four pixels in parallel. A special linked list based approach for fast label merging is proposed. This results in a compact implementation and shorter processing times compared to published implementations. For prototyping and evaluation purposes, the hardware architecture was integrated into an FPGA-based modular coprocessor architecture. A binary D1 test image is labeled in 1.74 ms on a Virtex-II Pro FPGA running at 140 MHz. Moreover, the architecture can be easily integrated into embedded image processing systems.

[1]  Ping-Kuo Weng,et al.  VLSI architecture design for a fast parallel label assignment in binary image , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[2]  Chi-Min Liu,et al.  A new algorithm and its VLSI architecture design for connected component labeling , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[3]  Yu-Fai Fung,et al.  Connected component labeling on a one dimensional DSP array , 1999, Proceedings of IEEE. IEEE Region 10 Conference. TENCON 99. 'Multimedia Technology for Asia-Pacific Information Infrastructure' (Cat. No.99CH37030).

[4]  Rajeev Thakur,et al.  Evaluation of connected component labeling algorithms on shared and distributed memory multiprocessors , 1992, Proceedings Sixth International Parallel Processing Symposium.

[5]  Sargur N. Srihari,et al.  A special-purpose content addressable memory chip for real-time image processing , 1992 .

[6]  R. Bergevin,et al.  Registering range views of multipart objects , 1995 .

[7]  Serge Weber,et al.  Parallel architecture dedicated to connected component analysis , 1996, Proceedings of 13th International Conference on Pattern Recognition.

[8]  N. Ranganathan,et al.  A high speed systolic architecture for labeling connected components in an image , 1991, Proceedings of the Third IEEE Symposium on Parallel and Distributed Processing.

[9]  C. J. Nicol,et al.  A Systolic Approach for Real Time Connected Component Labeling , 1995, Comput. Vis. Image Underst..

[10]  N. Ranganathan,et al.  A high speed systolic architecture for labeling connected components in an image , 1995, IEEE Trans. Syst. Man Cybern..

[11]  Kenji Suzuki,et al.  Linear-time connected-component labeling based on sequential local operations , 2003, Comput. Vis. Image Underst..

[12]  Azriel Rosenfeld,et al.  Sequential Operations in Digital Picture Processing , 1966, JACM.

[13]  Peter Pirsch,et al.  A Modular Coprocessor Architecture for Embedded Real-Time Image and Video Signal Processing , 2007, SAMOS.

[14]  Kesheng Wu,et al.  Two Strategies to Speed up Connected Component Labeling Algorithms , 2005 .

[15]  Carl G. Looney,et al.  Fast connected component labeling algorithm using a divide and conquer technique , 2000, CATA.

[16]  Linda G. Shapiro,et al.  A new connected components algorithm for virtual memory computers , 1983, Comput. Vis. Graph. Image Process..

[17]  Der-Chyuan Lou,et al.  Parallel Execution of a Connected Component Labeling Operation on a Linear Array Architecture , 2003, J. Inf. Sci. Eng..

[18]  Chun-Jen Chen,et al.  A linear-time component-labeling algorithm using contour tracing technique , 2004, Comput. Vis. Image Underst..