A Survey of Multistage Interconnection Networks
暂无分享,去创建一个
[1] Nitin,et al. 3D-CGIN: A 3 Disjoint Paths CGIN with Alternate Source , 2011, ACC.
[2] David Wheeler,et al. Fast Packet Switching for Integrated Services , 1998 .
[3] Kyungsook Y. Lee,et al. The B-Network: A Multistage Interconnection Network with Backward Links , 1990, IEEE Trans. Computers.
[4] Mohsen Jahanshahi,et al. Pars network: A multistage interconnection network with fault-tolerance capability , 2015, J. Parallel Distributed Comput..
[5] Achille Pattavina,et al. Switching theory : architectures and performance in broadband ATM networks , 1998 .
[6] Sartaj Sahni,et al. A Self-Routing Benes Network and Parallel Permutation Algorithms , 1981, IEEE Transactions on Computers.
[7] Kyungsook Y. Lee,et al. The PM22I Interconnection Network , 1989, IEEE Trans. Computers.
[8] Mohsen Jahanshahi,et al. Improved extra group network: a new fault-tolerant multistage interconnection network , 2014, The Journal of Supercomputing.
[9] S. Rajkumar,et al. Design of 4-disjoint gamma interconnection network layouts and reliability analysis of gamma interconnection Networks , 2014, The Journal of Supercomputing.
[10] Rajesh Mishra,et al. 4DGIN-3: A new design layout of 4-disjoint gamma interconnection network , 2016, J. Parallel Distributed Comput..
[11] H.T. Mouftah,et al. Balanced gamma network-a new candidate for broadband packet switch architectures , 1992, [Proceedings] IEEE INFOCOM '92: The Conference on Computer Communications.
[12] Howard Jay Siegel,et al. A Fault-Tolerant Multistage Interconnection Network for Multiprocessor Systems Using Dynamic Redundancy , 1986, ICDCS.
[13] Howard Jay Siegel,et al. A survey and comparison of fault-tolerant multistage interconnection networks , 1994 .
[14] Mohsen Jahanshahi,et al. Scalable crossbar network: a non-blocking interconnection network for large-scale systems , 2014, The Journal of Supercomputing.
[15] Tse-yun Feng,et al. A Survey of Interconnection Networks , 1981, Computer.
[16] Sudhakar Yalamanchili,et al. Interconnection Networks: An Engineering Approach , 2002 .
[17] Habib Youssef,et al. RAZAN: a high‐performance switch architecture for ATM networks , 1998 .
[18] P. K. Bansal,et al. Quad tree: a cost-effective fault-tolerant multistage interconnection network , 1992, [Proceedings] IEEE INFOCOM '92: The Conference on Computer Communications.
[19] Charles Clos,et al. A study of non-blocking switching networks , 1953 .
[20] Duncan H. Lawrie,et al. Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.
[21] Tien-Fu Chen,et al. Fault-tolerant gamma interconnection networks by chaining , 2000 .
[22] TOMAS LANG,et al. A Shuffle-Exchange Network with Simplified Control , 1976, IEEE Transactions on Computers.
[23] S. Rajkumar,et al. Fault Tolerant Interconnection Network Design , 2016 .
[24] Mohsen Jahanshahi,et al. Improving the reliability of the Benes network for use in large-scale systems , 2015, Microelectron. Reliab..
[25] R. Mittal,et al. Routing and performance of the double tree (DOT) network , 1995 .
[26] G. Jack Lipovski,et al. Banyan networks for partitioning multiprocessor systems , 1973, ISCA '73.
[27] Robert J. McMillen,et al. Performance and fault tolerance improvements in the Inverse Augmented Data Manipulator network , 1982, ISCA 1982.
[28] Nitin,et al. Designing a Fault-tolerant Fully-Chained Combining Switches Multi-stage Interconnection Network with Disjoint Paths , 2011, The Journal of Supercomputing.
[29] V. Benes. On rearrangeable three-stage connecting networks , 1962 .
[30] Kyungsook Y. Lee,et al. The extra stage gamma network , 1986, ISCA '86.
[31] Janak H. Patel,et al. Processor-memory interconnections for multiprocessors , 1979, ISCA '79.
[32] Pierre Boulet,et al. Modeling of Topologies of Interconnection Networks based on Multidimensional Multiplicity , 2007 .
[33] Rinkle Rani Aggarwal,et al. Design Scheme and Performance Evaluation of a new Fault-tolerant Multistage Interconnection Network , 2009 .