Simultaneous buffer insertion and wire sizing considering systematic CMP variation and random leff variation

This paper studies the impacts of Chemical Mechanical Polishing (CMP)-induced systematic variation and random channel length (Leff) variation of transistors on interconnect design. We first construct a table look-up based interconnect RC parasitic model considering CMP effects with optimized fill insertion. Based on the model, we solve the simultaneous buffer insertion, wire sizing and fill insertion (SBWF) problem under CMP variation. We also extend the SBWF problem to consider the random Leff variation (SBWF). We approach the resulting vSBWF problem by (1) incorporating probability density function (PDF) into the SBWF algorithm; and (2) developing an efficient heuristic for PDF pruning, whose practical optimality is verified by an accurate but much slower pruning. Experimental results show that the SBWF design improves timing by 1.0% and reduces power by 5.7% on average with 7.4% less buffer area over the conventional buffer insertion and wire sizing design followed by fill insertion (SBWF), and that the vSBWF design reduces yield loss due to CMP and Leff variations by 44.3% on average over the SBWF design. The runtime of vSBWF is 8.3x that of SBWF, and vSBWF for the largest example containing 3103 sinks finishes in 124 minutes.

[1]  L.P.P.P. van Ginneken,et al.  Buffer placement in distributed RC-tree networks for minimal Elmore delay , 1990 .

[2]  David Blaauw,et al.  Computation and refinement of statistical bounds on circuit delay , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[3]  S. Leigh,et al.  Probability and Random Processes for Electrical Engineering , 1989 .

[4]  Martin D. F. Wong,et al.  Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability , 2000, Proceedings 37th Design Automation Conference.

[5]  Weiping Shi,et al.  An O(nlogn) time algorithm for optimal buffer insertion , 2003, DAC '03.

[6]  Jiang Hu,et al.  Making fast buffer insertion even faster via approximation techniques , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[7]  Lei He,et al.  Power optimal dual-V/sub dd/ buffered tree considering buffer stations and blockages , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[8]  Chung-Kuan Cheng,et al.  Optimal wire sizing and buffer insertion for low power and a generalized delay model , 1996 .

[9]  Jinjun Xiong,et al.  Design of integrated-circuit interconnects with accurate modeling of chemical-mechanical planarization , 2005, SPIE Advanced Lithography.

[10]  Tamba Gbondo-Tugbawa,et al.  Chip-scale modeling of pattern dependencies in copper chemical mechanical polishing processes , 2002 .

[11]  Chandu Visweswariah,et al.  Death, taxes and failing chips , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[12]  Weiping Shi,et al.  Complexity analysis and speedup techniques for optimal buffer insertion with minimum cost , 2004 .

[13]  David Blaauw,et al.  A simple metric for slew rate of RC circuits based on two circuit moments , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Jason Cong,et al.  Global interconnect sizing and spacing with consideration of coupling capacitance , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[15]  Kaushik Roy,et al.  Novel sizing algorithm for yield improvement under process variation in nanometer technology , 2004, Proceedings. 41st Design Automation Conference, 2004..

[16]  Ren-Song Tsay,et al.  An exact zero-skew clock routing algorithm , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[18]  Martin D. F. Wong,et al.  Dummy-feature placement for chemical-mechanical polishinguniformity in a shallow-trench isolation process , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Keun-Ho Lee,et al.  An exhaustive method for characterizing the interconnect capacitance considering the floating dummy-fills by employing an efficient field solving algorithm , 2000, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502).

[20]  Chandramouli V. Kashyap,et al.  Block-based Static Timing Analysis with Uncertainty , 2003, ICCAD.

[21]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[22]  D. Boning,et al.  The physical and electrical effects of metal-fill patterning practices for oxide chemical-mechanical polishing processes , 1998 .

[23]  David Blaauw,et al.  Statistical timing based optimization using gate sizing , 2005, Design, Automation and Test in Europe.

[24]  Puneet Gupta,et al.  Design sensitivities to variability: extrapolations and assessments in nanometer VLSI , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[25]  Fook-Luen Heng,et al.  Toward a systematic-variation aware timing methodology , 2004, Proceedings. 41st Design Automation Conference, 2004..

[26]  Andrew B. Kahng,et al.  Filling and slotting: analysis and algorithms , 1997, ISPD '98.

[27]  Chandramouli V. Kashyap,et al.  RC delay metrics for performance optimization , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[28]  Yu Chen,et al.  Performance-impact limited-area fill synthesis , 2003, SPIE Advanced Lithography.

[29]  D. Boning,et al.  A MATHEMATICAL MODEL OF PATTERN DEPENDENCIES IN Cu CMP PROCESSES , 1999 .

[30]  Jan M. Rabaey,et al.  Digital integrated circuits: a design perspective / Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic , 2003 .

[31]  R. Otten,et al.  Statistical timing for parametric yield prediction of digital integrated circuits , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[32]  Azadeh Davoodi,et al.  A Probabilistic Approach to Buffer Insertion , 2003, ICCAD 2003.

[33]  Ruiqi Tian,et al.  Reticle enhancement technology: implications and challenges for physical design , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[34]  Sarma B. K. Vrudhula,et al.  A methodology to improve timing yield in the presence of process variations , 2004, Proceedings. 41st Design Automation Conference, 2004..

[35]  Keun-Ho Lee,et al.  Analyzing the effects of floating dummy-fills: from feature scale analysis to full-chip RC extraction , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[36]  Natesan Venkateswaran,et al.  First-Order Incremental Block-Based Statistical Timing Analysis , 2006, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[37]  Puneet Gupta,et al.  Manufacturing-aware physical design , 2003, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486).