Improving 3D-Floorplanning using smart selection operations in meta-heuristic optimization

In 3D-Floorplanning even more than in 2D-Floorplanning new objectives, e.g. temperature, TSV-Planning or IR-Drop are considered. This increases the complexity of the problem formulation and, therefore, of the optimization algorithm, dramatically. Apart from some analytical approaches, simulated annealing based algorithms (SA) are widely used for 3D-Floorplanning. To increase the solution quality of classical SA, a common approach is to adapt the selection operations, improving local search. While previous work proposes selection operations which consider mostly one single design issue (e.g. temperature or fixed-outline), we propose a comprehensive multiobjective floorplan optimization methodology (smart SA) which is capable of efficiently considering several objectives and constraints (area, wirelength, fixed-outline, maximum number of TSVs and maximum temperature) at the same time. For the objectives and constraints we present simplified analysis models. Experimental results show that our extended SA algorithm outperforms the classical one and finds valid solutions where classical SA fails.

[1]  Igor L. Markov,et al.  Fixed-outline floorplanning: enabling hierarchical design , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Erich Barke,et al.  3D floorplanning considering vertically aligned rectilinear modules using T∗-tree , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.

[3]  Jason Cong,et al.  A thermal-driven floorplanning algorithm for 3D ICs , 2004, ICCAD 2004.

[4]  Evangeline F. Y. Young,et al.  Fixed-outline thermal-aware 3D floorplanning , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[5]  Yao-Wen Chang,et al.  Power/Ground Network and Floorplan Cosynthesis for Fast Design Convergence , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Yan Feng,et al.  A fixed-die floorplanning algorithm using an analytical approach , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[7]  Li Shang,et al.  3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[8]  Yao-Wen Chang,et al.  B*-trees: a new representation for non-slicing floorplans , 2000, Proceedings 37th Design Automation Conference.

[9]  Yici Cai,et al.  Floorplanning Considering IR Drop in Multiple Supply Voltages Island Designs , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Yeong-Dae Kim,et al.  A linear programming-based algorithm for floorplanning in VLSI design , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Ting-Chi Wang,et al.  Through-Silicon Via Planning in 3-D Floorplanning , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Yao-Wen Chang,et al.  Modern floorplanning based on fast simulated annealing , 2005, ISPD '05.

[13]  J. Cong,et al.  Fast floorplanning by look-ahead enabled recursive bipartitioning , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.