An efficient bandwidth management and access arbitration scheme for an I/O bus in a multimedia workstation is presented. It assumes that a multimedia workstation consists of a number of processing modules which are interconnected by a packet bus. The scheme is efficient in the sense that it allows the bus to support both continuous media transfers and regular random transactions in such a way that continuous streams can meet their real-time constraints independently of random traffic, and random traffic is not delayed significantly by continuous traffic except when traffic load is very high. Implementation guidelines are provided to show that the scheme is practical. Finally, the performance of this scheme is compared with alternative solutions through simulation.
[1]
Joseph Di Giacomo.
Digital bus handbook
,
1990
.
[2]
Chung Laung Liu,et al.
Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment
,
1989,
JACM.
[3]
Robert H. Halstead,et al.
Computation structures
,
1990,
MIT electrical engineering and computer science series.
[4]
David A. Patterson,et al.
Computer Architecture: A Quantitative Approach
,
1969
.
[5]
Tatsuya Suda,et al.
Survey of traffic control schemes and protocols in ATM networks
,
1991,
Proc. IEEE.
[6]
James D. Lyle.
SBus: Information, Applications, and Experience
,
1992
.