Input pattern classification for detection of stuck-ON and bridging faults using I/sub DDQ/ testing in BiCMOS and CMOS circuits

Quiescent power supply current monitoring (I/sub DDQ/) has been shown to be effective for testing CMOS devices. BiCMOS is emerging as a major technology for high speed, high performance, digital and mixed signal applications. Stuck-ON faults as well as bridging faults in BiCMOS circuits cause enhanced I/sub DDQ/. An input pattern classification scheme is presented for detection of stuck-ON/bridging faults causing enhanced I/sub DDQ/. This technique can also be used for detecting I/sub DDQ/ related faults in CMOS circuits.

[1]  Yashwant K. Malaiya,et al.  A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.

[2]  Wojciech Maly,et al.  Built-in current testing-feasibility study , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[3]  Michael D. Ciletti,et al.  QUIETEST: a quiescent current testing methodology for detecting leakage faults , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[4]  Wojciech Maly,et al.  Test generation for current testing (CMOS ICs) , 1990, IEEE Design & Test of Computers.

[5]  Wojciech Maly,et al.  Test generation for current testing , 1989, [1989] Proceedings of the 1st European Test Conference.

[6]  Charles F. Hawkins,et al.  Reliability and Electrical Properties of Gate Oxide Shorts in CMOS ICs , 1986, ITC.

[7]  Chun-Hung Chen,et al.  High Quality Tests for Switch-Level Circuits Using Current and Logic Test Generation Algorithms , 1991, 1991, Proceedings. International Test Conference.