A New RNS based DA Approach for Inner Product Computation

This paper presents a novel method to perform inner product computation based on the distributed arithmetic principles. The input data are represented in the residue domain and are encoded using the thermometer code format while the output data are encoded in the one-hot code format. Compared to the conventional distributed arithmetic based system using binary coded format to represent the residues, the proposed system using the thermometer code encoded residues provides a simple means to perform the modular inner products computation due to the absence of the 2 modulo operation encountered in conventional binary code encoded system. In addition, the modulo adder used in the proposed system can be implemented using simple shifter based circuit utilizing one-hot code format. As there is no carry propagation involved in the addition using one-hot code, while the modulo operation can be performed automatically during the addition process, the operating speed of the one-hot code based modulo adder is much superior compared to the conventional binary code based modulo adder. As inner product is used extensively in FIR filter design, SPICE simulation results for an FIR filter implemented using the proposed system is also presented to demonstrate the validity of the proposed scheme.

[1]  S.A. White,et al.  Applications of distributed arithmetic to digital signal processing: a tutorial review , 1989, IEEE ASSP Magazine.

[2]  Jr. W.A. Chren,et al.  One-hot residue coding for low delay-power product CMOS design , 1998 .

[3]  M Stojcev,et al.  Logic and Computer Design Fundamentals , 1998 .

[4]  Fred J. Taylor,et al.  RNS implementation of FIR filters based on distributed arithmetic using field-programmable logic , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[5]  A. B. Premkumar,et al.  A modular approach to the computation of convolution sum using distributed arithmetic principles , 1999 .

[6]  P. Mohan.  Residue Number Systems , 2002 .

[7]  Fred J. Taylor,et al.  Implementation of RNS-Based Distributed Arithmetic Discrete Wavelet Transform Architectures Using Field-Programmable Logic , 2002, J. VLSI Signal Process..

[8]  M.N.S. Swamy,et al.  Novel Design and Fpga Implementation of Da-rns Fir Filters , 2004, J. Circuits Syst. Comput..

[9]  A. Omondi,et al.  Residue Number Systems: Theory and Implementation , 2007 .

[10]  Aviral Shrivastava,et al.  Fast and energy-efficient constant-coefficient FIR filters using residue number system , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[11]  Salvatore Pontarelli,et al.  Optimized Implementation of RNS FIR Filters Based on FPGAs , 2012, J. Signal Process. Syst..

[12]  Chan Hua Vun,et al.  RNS encoding based folding ADC , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[13]  B. Premkumar,et al.  Thermometer Code Based Modular Arithmetic , 2012, 2012 Spring Congress on Engineering and Technology.