A 34.8%-PAE CMOS transmitter frontend for 24-GHz FMCW radar applications

A high-efficiency transmitter frontend circuit suitable for 24-GHz frequency-modulated continuous-wave (FMCW) radar applications is presented in this paper. In addition to the power amplifier (PA) stage, a voltage-controlled oscillator (VCO) is incorporated in the frontend for frequency modulation while a VCO buffer and a driving amplifier (DA) are utilized to provide an adequate driving level and reverse isolation. To take full advantage of the power available from the transistors, both the PA and DA stages are matched to the near-optimum impedances suggested by the load-pull simulation. Moreover, a positive-feedback technique is employed in the PA design for further efficiency enhancement. The proposed circuit is fabricated in a standard 90-nm CMOS process. Operated at a supply voltage of 1.2-V, the 24-GHz frontend demonstrates a peak power-added efficiency (PAE) of 34.8% with a peak output power of 16.3 dBm.

[1]  Alberto Valdes-Garcia,et al.  A 1V 17.9dBm 60GHz power amplifier in standard 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[2]  Masayuki Fujita,et al.  A 24 GHz 90-nm CMOS-based power amplifier module with output power of 20 dBm , 2009, 2009 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT).

[3]  Chorng-Kuang Wang,et al.  A 1V 19.3dBm 79GHz power amplifier in 65nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[4]  Liang-Hung Lu,et al.  An 18dBm transmitter frontend with 29% PAE for 24GHz FMCW radar applications , 2012, 2012 IEEE Radio Frequency Integrated Circuits Symposium.

[5]  Gang Liu,et al.  A 5.8 GHz Linear Power Amplifier in a Standard 90nm CMOS Process using a 1V Power Supply , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.

[6]  Kun-You Lin,et al.  A K-band CMOS cascode power amplifier using optimal bias selection methodology , 2011, Asia-Pacific Microwave Conference 2011.

[7]  Ruonan Han,et al.  Multi-Level Amplitude Modulation of a 16.8-GHz Class-E Power Amplifier With Negative Resistance Enhanced Power Gain for 400-Mbps Data Transmission , 2010, IEEE Journal of Solid-State Circuits.

[8]  John R. Long,et al.  A 58–65 GHz Neutralized CMOS Power Amplifier With PAE Above 10% at 1-V Supply , 2010, IEEE Journal of Solid-State Circuits.

[9]  Qun Jane Gu,et al.  A W-band current combined power amplifier with 14.8dBm Psat and 9.4% maximum PAE in 65nm CMOS , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[10]  Jeng-Han Tsai,et al.  A 20 to 24 GHz $+$16.8 dBm Fully Integrated Power Amplifier Using 0.18 $\mu{\rm m}$ CMOS Process , 2009, IEEE Microwave and Wireless Components Letters.

[11]  Ockgoo Lee,et al.  Power-Combining Transformer Techniques for Fully-Integrated CMOS Power Amplifiers , 2008, IEEE Journal of Solid-State Circuits.

[12]  Tatsuya Hirose,et al.  A fully-integrated K-band CMOS power amplifier with Psat of 23.8 dBm and PAE of 25.1 % , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.