Design of 24-GHz High-Gain Receiver Front-End Utilizing ESD-Split Input Matching Network

This brief presents an electrostatic discharge (ESD)-protected receiver front-end for wireless communications around 24 GHz. A Π-type input matching network incorporating two split ESD capacitances and an on-chip inductor is constructed to realize the source impedance transformation for high gain, good input matching, and only slightly degraded noise figure (NF). The measured results show that the front-end has an input return loss of less than -12 dB, a 36-dB voltage gain, a 6.8-dB NF, and a 2-dBm output CP1dB. The chip, fabricated in 0.13-μm RF CMOS process, has a protection level equivalent to ±2-kV human body model ESD and consumes 40 mA from a 1.2-V supply with a total area of 1 × 0.8 mm2.

[1]  Lawrence E. Larson,et al.  A 24-GHz CMOS sub-harmonic mixer based zero-IF receiver with an improved active balun , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[2]  Huei Wang,et al.  Design and Analysis for a 60-GHz Low-Noise Amplifier With RF ESD Protection , 2009 .

[3]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[4]  Vadim Issakov,et al.  Low-noise ESD-protected 24 GHz receiver for radar applications in SiGe:C technology , 2009, 2009 Proceedings of ESSCIRC.

[5]  Michiel Steyaert,et al.  ESD-RF co-design methodology for the state of the art RF-CMOS blocks , 2005, Microelectron. Reliab..

[6]  Henrik Sjoland,et al.  Two 24 GHz receiver front-ends in 130-nm CMOS using SOP technology , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[7]  Liang-Hung Lu,et al.  A 24-GHz Receiver Frontend With an LO Signal Generator in 0.18-$\mu$m CMOS , 2008, IEEE Transactions on Microwave Theory and Techniques.

[8]  P. Schvan,et al.  Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio , 2007, IEEE Journal of Solid-State Circuits.

[9]  E. Rosenbaum,et al.  An ESD-protected, 2.45/5.25-GHz dual-band CMOS LNA with series LC loads and a 0.5-V supply , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[10]  Ming-Dou Ker,et al.  Decreasing-size distributed ESD protection scheme for broad-band RF circuits , 2005, IEEE Transactions on Microwave Theory and Techniques.

[11]  Andrea Mazzanti,et al.  A 24GHz Sub-Harmonic Receiver Front-End with Integrated Multi-Phase LO Generation in 65nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[12]  Eugene R. Worley,et al.  Optimization of input protection diode for high speed applications , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[13]  Yan Wang,et al.  A low-power ESD-protected 24GHz receiver front-end with π-type input matching network , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[14]  B. Razavi,et al.  Broadband ESD protection circuits in CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[15]  Michiel Steyaert,et al.  Lna-Esd Co-Design for Fully Integrated CMOS Wireless Receivers , 2005 .

[16]  Gabriel M. Rebeiz,et al.  A 4-channel 24–27 GHz CMOS differential phased-array receiver , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[17]  L.E. Larson,et al.  A 24-GHz CMOS Passive Subharmonic Mixer/Downconverter for Zero-IF Applications , 2008, IEEE Transactions on Microwave Theory and Techniques.

[18]  Ming-Dou Ker,et al.  A novel LC-tank ESD protection design for Giga-Hz RF circuits , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[19]  Davide Guermandi,et al.  A wideband mm-Wave CMOS receiver for Gb/s communications employing interstage coupled resonators , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).