Revisiting Function Inlining in FPGA High-Level Synthesis