Soft-Error Vulnerability Estimation Approach Based on the SET Susceptibility of Each Gate

Soft-Error Vulnerability (SEV) is a parameter used to evaluate the robustness of a circuit to the induced Soft Errors (SEs). There are many techniques for SEV estimation, including analytical, electrical and logic simulations, and emulation-based approaches. Each of them has advantages and disadvantages regarding estimation time, resources consumption, accuracy, and restrictions over the analysed circuit. Concerning the ionising radiation effects, some analytical and electrical simulation approaches take into account how the circuit topology and the applied input patterns affect their susceptibilities to Single Event Transient (SET) at the gate level. On the other hand, logic simulation and emulation techniques usually ignore these SET susceptibilities. In this context, we propose a logic simulation-based probability-aware approach for SEV estimation that takes into account the specific SET susceptibility of each circuit gate. For a given operational scenario, we extract the input patterns applied to each gate and calculate its specific SET susceptibility. For the 38 analysed benchmark circuits, we obtained a reduction from 15.27% to 0.68% in the average SEV estimation error, when comparing the estimated value to a reference obtained at the transistor level. The results point out an improvement of the SEV estimation process by considering the specific SET susceptibilities.

[1]  Ze He,et al.  Heavy-Ion Induced Single Event Upsets in Advanced 65 nm Radiation Hardened FPGAs , 2019 .

[2]  Mario García-Valderas,et al.  Soft Error Sensitivity Evaluation of Microprocessors by Multilevel Emulation-Based Fault Injection , 2012, IEEE Transactions on Computers.

[3]  Hao Chen,et al.  A Stochastic Computational Approach for Accurate and Efficient Reliability Evaluation , 2014, IEEE Transactions on Computers.

[4]  Lorena Anghel,et al.  Gate Level Modeling and Simulation , 2011 .

[5]  Seyed Ghassem Miremadi,et al.  A fast, flexible, and easy-to-develop FPGA-based fault injection technique , 2014, Microelectron. Reliab..

[6]  Lirida A. B. Naviner,et al.  Probability aware fault-injection approach for SER estimation , 2018, 2018 IEEE 19th Latin-American Test Symposium (LATS).

[7]  S. Rezgui,et al.  New Methodologies for SET Characterization and Mitigation in Flash-Based FPGAs , 2007, IEEE Transactions on Nuclear Science.

[8]  Denis Teixeira Franco,et al.  Reliability analysis of logic circuits based on signal probability , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[9]  Johan Karlsson,et al.  Fault injection into VHDL models: the MEFISTO tool , 1994 .

[10]  Hao Chen,et al.  Reliability evaluation of logic circuits using probabilistic gate models , 2011, Microelectron. Reliab..

[11]  Pedro J. Gil,et al.  Improvement of fault injection techniques based on VHDL code modification , 2005, Tenth IEEE International High-Level Design Validation and Test Workshop, 2005..

[12]  M.B. Tahoori,et al.  Soft Error Susceptibility Analysis of SRAM-Based FPGAs in High-Performance Information Systems , 2007, IEEE Transactions on Nuclear Science.

[13]  G. Gasiot,et al.  Heavy ions test result on a 65nm Sparc-V8 radiation-hard microprocessor , 2014, 2014 IEEE International Reliability Physics Symposium.

[14]  Roberto d'Amore,et al.  Impact evaluation of logic blocks configuration on FPGA's soft error rate estimation , 2016, 2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[15]  Massimo Violante,et al.  Exploiting circuit emulation for fast hardness evaluation , 2001 .

[16]  Hossein Pedram,et al.  A practical metric for soft error vulnerability analysis of combinational circuits , 2015, Microelectron. Reliab..

[17]  C. Slayman,et al.  JEDEC Standards on Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray Induced Soft Errors , 2011 .

[18]  Roberto d'Amore,et al.  Analysis of the error susceptibility of a field programmable gate array-based image compressor through random event injection simulation , 2012, IET Comput. Digit. Tech..

[19]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[20]  Mahdi Fazeli,et al.  Soft error estimation and mitigation of digital circuits by characterizing input patterns of logic gates , 2014, Microelectron. Reliab..