Straintronics: A leap toward ultimate energy efficiency of magnetic random access memories.

Aggressive scaling of complementary metal-oxide-semiconductor (CMOS) technologies in the past decade has left circuit engineers with a plethora of design challenges. As the feature size in CMOS scales below 22 nm, static power dissipation due to multiple sources of leakage (weak inversion current, drain induced barrier lowering, gate induced drain leakage, gate tunneling, etc.) becomes significantly large in digital circuits. The supply voltage, on the other hand, does not scale down equally. Therefore, the shorter channel length along with a high supply voltage leads to a high leakage power dissipation. Integrated systems are facing an increasing leakage to active power ratio [1]. Leakage is more pronounced in low-speed applications, such as biomedical devices, where the performance is limited to a few megahertz [2]. Another obstacle, which is mainly a concern for high-speed applications, is the increasing energy density [3], which requires complicated cooling schemes and packaging. Furthermore, battery technologies are not growing as fast as CMOS technology, leaving large portable systems with a few microwatts of power to live on. The obstacles facing circuit designers call for novel solutions to enable the industry to push the integration density as prophesized by Moore's law [4]. Alternative technologies need to be combined with CMOS to overcome the shortcomings of CMOS technologies.

[1]  Pinaki Mazumder,et al.  Straintronics-Based Random Access Memory as Universal Data Storage Devices , 2015, IEEE Transactions on Magnetics.

[2]  Kaushik Roy,et al.  Cognitive computing with spin-based neural networks , 2012, DAC Design Automation Conference 2012.

[3]  Alessandro Trifiletti,et al.  A High-Speed Oscillator-Based Truly Random Number Source for Cryptographic Applications on a Smart Card IC , 2003, IEEE Trans. Computers.

[4]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[5]  Hualian Tang,et al.  A 16 Kb Spin-Transfer Torque Random Access Memory With Self-Enable Switching and Precharge Sensing Schemes , 2014, IEEE Transactions on Magnetics.

[6]  Takesi Nagata,et al.  Anisotropic magnetic susceptibility of rocks under mechanical stresses , 1970 .

[7]  K. Roy,et al.  Spin neuron for ultra low power computational hardware , 2012, 70th Device Research Conference.

[8]  Mircea R. Stan,et al.  The Promise of Nanomagnetics and Spintronics for Future Logic and Universal Memory , 2010, Proceedings of the IEEE.

[9]  H. Ohno,et al.  Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions , 2008 .

[10]  Dmitri E. Nikonov,et al.  Energy-delay performance of giant spin Hall effect switching for dense magnetic memory , 2013, 1301.5374.

[11]  Kaushik Roy,et al.  Spin based neuron-synapse module for ultra low power programmable computational networks , 2012, The 2012 International Joint Conference on Neural Networks (IJCNN).

[12]  Tahir Ghani,et al.  Voltage induced magnetostrictive switching of nanomagnets: Strain assisted strain transfer torque random access memory , 2014 .

[13]  T. Kuroda.  CMOS design challenges to power wall , 2001, Digest of Papers. Microprocesses and Nanotechnology 2001. 2001 International Microprocesses and Nanotechnology Conference (IEEE Cat. No.01EX468).

[14]  Mário P. Véstias,et al.  Non-volatile memory circuits for FIMS and TAS writing techniques on magnetic tunnelling junctions , 2012, 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012).

[15]  Yong Lian,et al.  A 1-V 450-nW Fully Integrated Programmable Biomedical Sensor Interface Chip , 2009, IEEE Journal of Solid-State Circuits.

[16]  Himanshu Kaul,et al.  2.4 Gbps, 7 mW All-Digital PVT-Variation Tolerant True Random Number Generator for 45 nm CMOS High-Performance Microprocessors , 2012, IEEE Journal of Solid-State Circuits.

[17]  S. Datta,et al.  Switching Energy of Ferromagnetic Logic Bits , 2009, IEEE Transactions on Nanotechnology.

[18]  S.W. Kim,et al.  A 0.9V 66MHz access, 0.13um 8M(256K/spl times/32) local SONOS embedded flash EEPROM , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[19]  Supriyo Bandyopadhyay,et al.  Energy dissipation and switching delay in stress-induced switching of multiferroic nanomagnets in the presence of thermal fluctuations , 2011, 1111.6129.

[20]  S. Datta,et al.  Interacting systems for self-correcting low power switching , 2006, cond-mat/0611569.

[21]  Pinaki Mazumder,et al.  Straintronics-based magnetic tunneling junction: Dynamic and static behavior analysis and material investigation , 2014 .

[22]  Trevor Mudge,et al.  True Random Number Generator With a Metastability-Based Quality Control , 2008, IEEE J. Solid State Circuits.

[23]  Eitan N. Shauly,et al.  CMOS Leakage and Power Reduction in Transistors and Circuits: Process and Layout Considerations , 2012 .