论文信息 - CMOS charge pumps using cross-coupled charge transfer switches with improved voltage pumping gain and low gate-oxide stress for low-voltage memory circuits

CMOS charge pumps using cross-coupled charge transfer switches with improved voltage pumping gain and low gate-oxide stress for low-voltage memory circuits

To overcome the problems of the modified Dickson pump like NCP-2, a new pump (CCTS-1) where simple voltage doublers are cascaded in series and each of them has cross-coupled configuration is studied in this paper for possible use in low-voltage EEPROMs and DRAMs. Though this concept of cascading doublers has been previously proposed, it is firstly addressed in this paper that CCTS-1 has the lower gate-oxide stress, the improved voltage pumping gain, and the better power efficiency than NCP-2 so that CCTS-1 can be more suitable for the multi-stage pump in particular at low V/sub CC/. In addition, CCTS-2 is proposed to overcome the degraded body-effect of CCTS-1 without using boosted clocks when the stage number is large.

Takayasu Sakurai | Jin-Yong Chung | Kyeong-Sik Min | Young-Hee Kim | Jin-Hong Ahn

[1] Michel Declercq,et al. A high-efficiency CMOS voltage doubler , 1998, IEEE J. Solid State Circuits.

[2] Jieh-Tsorng Wu,et al. MOS charge pumps for low-voltage operation , 1998, IEEE J. Solid State Circuits.

[3] J. F. Dickson,et al. On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .

[4] Jae-Kyung Wee,et al. An antifuse EPROM circuitry scheme for field-programmable repair in DRAM , 2000, IEEE Journal of Solid-State Circuits.

[5] Kihwan Choi,et al. Floating-well Charge Pump Circuits For Sub-2.0V Single Power Supply Flash Memories , 1997 .

[6] Kyeong-Sik Min,et al. A fast pump-down V/sub BB/ generator for sub-1.5-V DRAMs , 2001 .