Implementation of a comprehensive and robust MOSFET model in cadence SPICE for ESD applications

Electrostatic discharge (ESD) is a critical reliability concern for microchips. This paper presents a comprehensive computer-aided design tool for ESD applications. Specifically, the authors develop an improved and robust MOS model and implement such a model into the industry standard Cadence SPICE for ESD circuit simulation. The key components relevant to ESD in the MOS model are studied and the implementation procedure is discussed. Experimental data measured from the human body model tester are included in support of the model.

[1]  Mario Pinto-Guedes,et al.  A circuit simulation model for bipolar-induced breakdown in MOSFET , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Juin J. Liou,et al.  Electrostatic discharge in semiconductor devices: an overview , 1998, Proc. IEEE.

[3]  J.J. Liou,et al.  Electrostatic discharge in semiconductor devices: protection techniques , 2000, Proceedings of the IEEE.

[4]  R.W. Dutton,et al.  Bipolar transistor modeling of avalanche generation for computer circuit simulation , 1975, IEEE Transactions on Electron Devices.

[5]  A. Amerasekera,et al.  ESD-related process effects in mixed-voltage sub-0.5 /spl mu/m technologies , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[6]  Alan Mathewson,et al.  A SPICE compatible subcircuit model for lateral bipolar transistors in a CMOS process , 1998 .

[7]  N. D. Jankovic.  Pre-turn-on source bipolar injection in graded NMOSTs , 1991 .

[8]  R.W. Dutton,et al.  A computationally stable quasi-empirical compact model for the simulation of MOS breakdown in ESD-protection circuit design , 1997, SISPAD '97. 1997 International Conference on Simulation of Semiconductor Processes and Devices. Technical Digest.

[9]  S. Ramaswamy,et al.  Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations , 1996, Proceedings of International Reliability Physics Symposium.

[10]  E. A. Amerasekera,et al.  ESD in silicon integrated circuits , 1995 .

[11]  R. Muller,et al.  VIA-4 avalanche-induced breakdown mechanisms in short-channel MOSFETs , 1982, IEEE Transactions on Electron Devices.

[12]  Hei Wong,et al.  Approximation of the length of velocity saturation region in MOSFET's , 1997 .

[13]  Juin J. Liou,et al.  A physics-based model for the substrate resistance of MOSFETs , 2002 .

[14]  Chenming Hu,et al.  An analytical breakdown model for short-channel MOSFET's , 1982, IEEE Transactions on Electron Devices.

[15]  Manish Sharma,et al.  Test vector generation for charge sharing failures in dynamic logic , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  J. Liou,et al.  An improved model for substrate current of submicron MOSFETs , 2002 .