Towards a Taxonomy for Display Processors

Image generation for raster displays proceeds in two main steps: geometry processing and pixel processing. The snbsystem performing the pixel processing is called display processor. In the paper a model for the display processor is developed that takes into account both function and timing properties. The model identifies scan conversion, hidden surface removal, shading and anti-aliasing as tile key functions of the display processor. The timing model is expressed in an in equation being fundamental for all display processor architectures. On the basis of that model a taxonomy is presented which classifies display processors according to four main criteria: function, partitioning, architecture and performance. The taxonomy is applied to five real display processors: Pixel-planes, SLAM, PROOF, the Ray-Casting Machine and the Structured Frame Store System. Investigation of existing display processor architectures on the basis of the developed taxonomy revealed a potential new architecture. This architecture partitions the image generation process in image space and employs a tree topology.

[1]  Henry Fuchs,et al.  PIXEL-PLANES: BUILDING A VLSI-BASED GRAPHIC SYSTEM. , 1985 .

[2]  Varol Akman,et al.  An Exact Incremental Hidden Surface Removal Algorithm , 1987, Advances in Computer Graphics Hardware.

[3]  Varol Akman,et al.  A Vector-like Architecture for Raster Graphics , 1987, Advances in Computer Graphics Hardware.

[4]  James F. Blinn.  What we need around here is more aliasing (computer graphics) , 1989, IEEE Computer Graphics and Applications.

[5]  A. L. Lakshiminarasimham,et al.  A Framework for Functional Specification and Transformation of Hidden Surface Elimination Algorithms , 1989, Comput. Graph. Forum.

[6]  Bengt-Olaf Schneider.  A Processor for an Object‐Oriented Rendering System , 1988, Comput. Graph. Forum.

[7]  R. Latham.  Image Generator Architectures and Features , 1983 .

[8]  Ronald Baecker,et al.  Digital video display systems and dynamic graphics , 1979, SIGGRAPH.

[9]  H. Raghbati.  Computer graphics hardware , 1988 .

[10]  Rae A. Earnshaw,et al.  Fundamental Algorithms for Computer Graphics , 1986, NATO ASI Series.

[11]  Frederic I. Parke,et al.  Simulation and expected performance analysis of multiple processor Z-buffer systems , 1980, SIGGRAPH '80.

[12]  Philip K. Robertson.  Visualizing color gamuts: a user interface for the effective use of perceptual color spaces in data displays , 1988, IEEE Computer Graphics and Applications.

[13]  Juan Pineda,et al.  A parallel algorithm for polygon rasterization , 1988, SIGGRAPH.

[14]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[15]  Wolfgang Strasser,et al.  Advances in Computer Graphics Hardware IV , 1991, Eurographic Seminars.

[16]  Alistair C. Kilgour,et al.  Parallel Architectures for High Performance Graphics Systems , 1985 .

[17]  Tom Duff,et al.  Compositing digital images , 1984, SIGGRAPH.

[18]  Loren C. Carpenter,et al.  The A -buffer, an antialiased hidden surface method , 1984, SIGGRAPH.

[19]  Frederick P. Brooks,et al.  Fast spheres, shadows, textures, transparencies, and imgage enhancements in pixel-planes , 1985, Advances in Computer Graphics.

[20]  Wolfgang K. Giloi,et al.  Towards a taxonomy of computer architecture based on the machine data type view , 1983, ISCA '83.

[21]  John A. Kapenga,et al.  The Feasibility of a VLSI Chip for Ray Tracing Bicublic Patches , 1987, IEEE Computer Graphics and Applications.

[22]  Henry Fuchs,et al.  An Introduction to Pixel-planes and other VLSI-Intensive Graphics Systems , 1988 .

[23]  James F. Blinn.  Jim Blinn's corner-return of the Jaggy (high frequency filtering) , 1989, IEEE Computer Graphics and Applications.

[24]  Ingrid Carlbom.  System architecture for high-performance vector graphics , 1980 .

[25]  James H. Clark,et al.  The Geometry Engine , 1982, SIGGRAPH.

[26]  Alan W. Paeth,et al.  DEVELOPING PIXEL-PLANES, A SMART MEMORY-BASED RASTER GRAPHICS SYSTEM. , 1982 .

[27]  Henry Fuchs,et al.  1985 Chapel Hill Conference on Very Large Scale Integration , 1985 .

[28]  Gershon Kedem,et al.  Computer Structures for Curve-Solid Classification in Geometric Modeling , 1984 .

[29]  Wilhelm Barth.  Visualisierungstechniken und Algorithmen, Fachgespräch, Wien, 26./27. September 1988, Proceedings , 1988, Visualisierungstechniken und Algorithmen.

[30]  Ute Claussen,et al.  PROOF: An Architecture for Rendering in Object Space , 1988, Advances in Computer Graphics Hardware.

[31]  Claudia Romanova,et al.  Effektives Anti-Aliasing für die Bilderzeugung auf Rastersichtgeräten , 1988, Visualisierungstechniken und Algorithmen.

[32]  Frank M. Lillehagen,et al.  Advances in computer graphics I , 1986 .

[33]  A. C. Kilgour,et al.  A hierarchical model of a graphics system , 1981, COMG.

[34]  James D. Foley,et al.  Parallel processing approaches to hidden-surface removal in image space , 1985, Comput. Graph..

[35]  Peter M. Dew,et al.  Systolic Array Architectures for High Performance CAD/CAM Workstations , 1985 .