CAFES: A framework for intrachip application modeling and communication architecture design

This paper describes CAFES, an extensible, open-source framework supporting several tasks related to high-level modeling and design of applications employing complex intrachip communication infrastructures. CAFES comprises several built-in models, including application, communication architecture, energy consumption and timing models. It also includes a set of generic and specific algorithms and additional supporting tools, which jointly with the cited models allow the designer to describe and evaluate applications requirements and constraints on specified communication architectures. Several examples of the use of CAFES underline the usefulness of the framework. Some of these are approached in this paper: (i) a realistic application captured at high-level that has its computation time estimated after mapping at the clock cycle level; (ii) a multi-application system that is automatically mapped to a large intrachip network with related tasks occupying contiguous areas in the chip layout; (iii) a set of mapping algorithms explored to define trade-offs between run time and energy savings for small to large intrachip communication architectures.

[1]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[2]  Luca Benini,et al.  ×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip , 2004, DATE.

[3]  Holger Blume,et al.  Performance and Power Analysis of Parallelized Implementations on an MPCore Multiprocessor Platform , 2007, 2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[4]  Luigi Carro,et al.  Energy and latency evaluation of NoC topologies , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[5]  Alberto L. Sangiovanni-Vincentelli,et al.  System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Emile H. L. Aarts,et al.  Simulated Annealing: Theory and Applications , 1987, Mathematics and Its Applications.

[7]  K. Keutzer,et al.  System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  S. Evain,et al.  μ spider: a CAD tool for efficient NoC design , 2004, Proceedings Norchip Conference, 2004..

[9]  Fernando Gehm Moraes,et al.  Modeling the Traffic Effect for the Application Cores Mapping Problem onto NoCs , 2005, VLSI-SoC.

[10]  L. Carro,et al.  Time and energy efficient mapping of embedded applications onto NoCs , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[11]  Fred W. Glover,et al.  Tabu Search , 1997, Handbook of Heuristics.

[12]  Eduardo de la Torre,et al.  A Fast Emulation-Based NoC Prototyping Framework , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[13]  D. Burger,et al.  Billion-Transistor Architectures , 1997, Computer.

[14]  Luca Benini,et al.  Communication-aware stochastic allocation and scheduling framework for conditional task graphs in multi-processor systems-on-chip , 2007, EMSOFT '07.

[15]  Bharadwaj S. Amrutur,et al.  Latency, Power and Performance Trade-Offs in Network-on-Chips by Link Microarchitecture Exploration , 2009, 2009 22nd International Conference on VLSI Design.

[16]  Srinivasan Murali,et al.  SUNMAP: a tool for automatic topology selection and generation for NoCs , 2004, Proceedings. 41st Design Automation Conference, 2004..

[17]  Gianluca Palermo,et al.  PIRATE: A Framework for Power/Performance Exploration of Network-on-Chip Architectures , 2004, PATMOS.

[18]  Luca Benini,et al.  Analysis of power consumption on switch fabrics in network routers , 2002, DAC '02.

[19]  Fernando Gehm Moraes,et al.  Comparison of network-on-chip mapping algorithms targeting low energy consumption , 2008, IET Comput. Digit. Tech..

[20]  M.H. Ghadiry,et al.  New approach to calculate energy on NoC , 2008, 2008 International Conference on Computer and Communication Engineering.

[21]  Krishnendu Chakrabarty,et al.  Cycle-Accurate Test Power Modeling and Its Application to SoC Test Architecture Design and Scheduling , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  S. Borkar,et al.  An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[23]  L. Benini,et al.  /spl times/pipesCompiler: a tool for instantiating application specific networks on chip , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[24]  Altamiro Amadeu Susin,et al.  Models for embedded application mapping onto NoCs: timing analysis , 2005, 16th IEEE International Workshop on Rapid System Prototyping (RSP'05).

[26]  Rudy Lauwereins,et al.  Design, Automation, and Test in Europe , 2008 .

[27]  Radu Marculescu,et al.  Energy-aware mapping for tile-based NoC architectures under performance constraints , 2003, ASP-DAC '03.

[28]  Massoud Pedram,et al.  Architectural energy optimization by bus splitting , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  Erik Larsson,et al.  Combined Test Data Selection and Scheduling for Test Quality Optimization under ATE Memory Depth Constraint , 2005, VLSI-SoC.

[30]  Fernando Gehm Moraes,et al.  Exploring NoC mapping strategies: an energy and timing aware technique , 2005, Design, Automation and Test in Europe.

[31]  Fernando Gehm Moraes,et al.  HERMES: an infrastructure for low area overhead packet-switching networks on chip , 2004, Integr..

[32]  Srinivasan Murali,et al.  Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[33]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[34]  Ney Laert Vilar Calazans,et al.  MAIA - a framework for networks on chip generation and verification , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[35]  César A. M. Marcon,et al.  High-Level Estimation of Execution Time and Energy Consumption for Fast Homogeneous MPSoCs Prototyping , 2008, 2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping.

[36]  Radu Marculescu,et al.  Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[37]  Leandro Soares Indrusiak,et al.  Inserting Data Encoding Techniques into NoC-Based Systems , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[38]  Wayne H. Wolf,et al.  TGFF: task graphs for free , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).

[39]  T. Basavaraju,et al.  Efficient power modeling for on-chip global interconnects , 2008, 2008 51st Midwest Symposium on Circuits and Systems.