Spartan-6 FPGA based 8-channel time-to-digital converters for TOF-PET systems
暂无分享,去创建一个
According to the technical requirement of the time coincident measurement for TOF-PET systems, an eight-channel wave-union time-to-digital convertor (TDC) based on a Spartan-6 Xilinx FPGA has been implemented and tested. The root-mean-square (RMS) error of the two channels on the same FPGA measuring a fixed time interval is less than 14 ps, while the RMS error of the two channels inter-FPGA is less than 26.5 ps. The TDC measurement dead time is only 8 ns, which is conducive to the trigger mechanism combining a low threshold for timing and a high threshold for event confirmation. Because the time coincidence measurements in PET scanners always occur between the opposing TDC circuits, the variation of the RMS error and measured mean value by the two inter-FPGA TDC channels in different temperature environments is also presented.
[1] Yonggang Wang,et al. A 128-Channel, 710 M Samples/Second, and Less Than 10 ps RMS Resolution Time-to-Digital Converter Implemented in a Kintex-7 FPGA , 2015, IEEE Transactions on Nuclear Science.
[2] Jinyuan Wu,et al. The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay , 2008, 2008 IEEE Nuclear Science Symposium Conference Record.
[3] Jinyuan Wu,et al. Several Key Issues on Implementing Delay Line Based TDCs Using FPGAs , 2009, IEEE Transactions on Nuclear Science.