Trench isolation with Del (nabla)-shaped buried oxide for 256 mega-bit DRAMs
暂无分享,去创建一个
K. Tokashiki | M. Hamada | S. Iwao | T. Kunio | K. Shibahara | T. Kunio | M. Hamada | K. Shibahara | K. Tokashiki | Y. Fujimoto | S. Iwao | Y. Fujimoto
[1] Junichi Sato,et al. Trench Isolation Technology for 0.35/spl mu/m Device by Bias ECR CVD , 1991, 1991 Symposium on VLSI Technology.
[2] T. Iizuka,et al. Double threshold MOSFETs in bird's-beak free structures , 1981, 1981 International Electron Devices Meeting.
[3] Y. Taur,et al. A new planarization technique, using a combination of RIE and chemical mechanical polish (CMP) , 1989, International Technical Digest on Electron Devices Meeting.
[4] T. Nishizaka,et al. 32 Mbit very high density mask ROM , 1991 .
[5] S. Odanaka,et al. Narrow-width effects of shallow trench-isolated CMOS with n/sup +/-polysilicon gate , 1989 .