Study of CDM specific effects for a smart power input protection structure

ESD failure mechanisms, specific for charged device model (CDM) stress, are discussed for an input protection structure in a smart power technology showing unexpected dependency of CDM robustness on design variations. This paper demonstrates that factors like package parameters, substrate resistance and parasitic pn-junctions and physical layers have a significant influence on circuits' CDM behavior. The importance of consideration and accurate modeling of these factors for achieving meaningful conclusions for failure mechanisms and CDM robustness from circuit simulation is illustrated. For validation of the proposed simulation setup, results from circuit simulation are compared to measurements and device simulation.

[1]  H. Reichl,et al.  A traceable method for the arc-free characterization and modeling of CDM testers and pulse metrology chains , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[2]  Michael Graf,et al.  Test circuits for fast and reliable assessment of CDM robustness of I/O stages , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[3]  L.F. DeChiaro,et al.  An experimental and theoretical consideration of physical design parameters in field-induced charged device model ESD simulators and their impact upon measured withstand voltages , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[4]  Charvaka Duvvury,et al.  Advanced CMOS protection device trigger mechanisms during CDM , 1995 .

[5]  Chenming Hu,et al.  EFFECTS OF HIGH ELECTRIC FIELD TRANSIENTS ON THIN GATE OXIDE MOSFETs. , 1987 .

[6]  Elyse Rosenbaum,et al.  Trap generation and breakdown processes in very thin gate oxides , 2001, Microelectron. Reliab..

[7]  S.G. Beebe,et al.  Simulation of complete CMOS I/O circuit response to CDM stress , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[8]  E. Rosenbaum,et al.  Substrate resistance modeling and circuit-level simulation of parasitic device coupling effects for CMOS I/O circuits under ESD stress , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[9]  W. John,et al.  Electrical characterisation of a power SO-package in the context of electrostatic discharge , 2003, 2003 IEEE International Symposium on Electromagnetic Compatibility, 2003. EMC '03..

[10]  Sung-Mo Kang,et al.  Circuit-level simulation of CDM-ESD and EOS in submicron MOS devices , 1996, 1996 Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[11]  W. Fichtner,et al.  ESD-level circuit simulation-impact of gate RC-delay on HBM and CDM behavior , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[12]  G. Groeseneken,et al.  Characterization and modeling of transient device behavior under CDM ESD stress , 2004, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[13]  Sung-Mo Kang,et al.  Chip-level charged-device modeling and simulation in CMOS integrated circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Guido Groeseneken,et al.  Grounded-gate nMOS transistor behavior under CDM ESD stress conditions , 1997 .