Image Processor Using 3D-DWT as Part of Health Care Management System
暂无分享,去创建一个
Kyoung-Rok Cho | Tae Won Cho | Kamran Eshraghian | Younggap You | Sang-Jin Lee | Yeon-Ho Kim | Kyung-Chang Park | Yun-Ki Hong
[1] Mitsumasa Koyanagi. Progress of Three-Dimensional Integration Technology , 2000 .
[2] Sung Hwan Kim,et al. Clinical Evaluation of the JPEG2000 Compression Rate of CT and MR Images for Long Term Archiving in PACS. , 2006 .
[3] P. Ramm,et al. InterChip via technology for vertical system integration , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).
[4] James D. Meindl. Interconnect limits on gigascale integration , 1999, IEEE 8th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.99TH8412).
[5] Danny Crookes,et al. Area-efficient high-speed 3D DWT processor architecture , 2007 .
[6] Dunshan Yu,et al. An Efficient VLSI Implementation of Distributed Architecture for DWT , 2006, 2006 IEEE Workshop on Multimedia Signal Processing.
[7] Kaustav Banerjee,et al. Interconnect limits on gigascale integration (GSI) in the 21st century , 2001, Proc. IEEE.
[8] K. Warner,et al. Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[9] D. Crookes,et al. FPGA implementation of 3D discrete wavelet transform for real-time medical imaging , 2007, 2007 18th European Conference on Circuit Theory and Design.
[10] Christian Olivier,et al. Performance evaluation of wavelet based coders on brain MRI volumetric medical datasets for storage and wireless transmission , 2007 .
[11] Mitsumasa Koyanagi,et al. Future system-on-silicon LSI chips , 1998, IEEE Micro.
[12] Mitsumasa Koyanagi,et al. High-Density Through Silicon Vias for 3-D LSIs , 2009, Proceedings of the IEEE.