Comparative Study on Energy-Efficiencies of Single-Electron Transistor-Based Binary Full Adders Including Nonideal Effects
暂无分享,去创建一个
Byung-Gook Park | Dong Myong Kim | In-Young Chung | Dae Hwan Kim | Jung Han Lee | Jieun Lee | Chang-Joon Kim
[1] Peyman Servati,et al. Room temperature single electron charging in single silicon nanochains , 2008 .
[2] K. Matsuzawa,et al. Analytical Single-Electron Transistor(SET)Model for Design and Analysis of Realistic SET Circuits , 2000 .
[3] D. Drouin,et al. A Nanodamascene Process for Advanced Single-Electron Transistor Fabrication , 2008, IEEE Transactions on Nanotechnology.
[4] A.M. Ionescu,et al. A quasi-analytical SET model for few electron circuit simulation , 2002, IEEE Electron Device Letters.
[5] H. Inokawa,et al. A compact analytical model for asymmetric single-electron tunneling transistors , 2003 .
[6] Byung-Gook Park,et al. Comparative study on the energy efficiency of logic gates based on single-electron transistor technology , 2009 .
[7] Hiroshi Inokawa,et al. Single electron tunneling transistor with tunable barriers using silicon nanowire metal-oxide-semiconductor field-effect transistor , 2006 .
[8] Tetsuya Asai,et al. A majority-logic device using an irreversible single-electron box , 2003 .
[9] S. Mahapatra,et al. Analytical modeling of single electron transistor for hybrid CMOS-SET analog IC design , 2004, IEEE Transactions on Electron Devices.
[10] Yun Seop Yu,et al. Equivalent circuit approach for single electron transistor model for efficient circuit simulation by SPICE , 2002 .
[11] T. Kitade,et al. Room-temperature operation of an exclusive-OR circuit using a highly doped Si single-electron transistor , 2004 .
[12] Wolfgang Porod,et al. Nanoelectronic single-electron transistor circuits and architectures: Research Articles , 2004 .
[13] Siegfried Selberherr,et al. SIMON-A simulator for single-electron tunnel devices and circuits , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[14] Yoshihito Amemiya,et al. Single-electron logic device based on the binary decision diagram , 1997 .
[15] Yoshihito Amemiya,et al. Single-Electron Majority Logic Circuits , 1997 .
[16] Ki-Whan Song,et al. SET/CMOS hybrid process and multiband filtering circuits , 2005 .
[17] Stamatis Vassiliadis,et al. A full adder implementation using SET based linear threshold gates , 2002, 9th International Conference on Electronics, Circuits and Systems.
[18] Hiroshi Inokawa,et al. Manipulation and detection of single electrons for future information processing , 2005 .
[19] V. Beiu,et al. On the Reliability of Majority Gates Full Adders , 2008, IEEE Transactions on Nanotechnology.
[20] V. Beiu,et al. On single-electron technology full adders , 2004, IEEE Transactions on Nanotechnology.
[21] Byung-Gook Park,et al. Si single-electron transistors with sidewall depletion gates and their application to dynamic single-electron transistor logic , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[22] Jeong-Taek Kong,et al. CAD for nanometer silicon design challenges and success , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[23] Byung-Gook Park,et al. A practical SPICE model based on the physics and characteristics of realistic single-electron transistors , 2002 .
[24] Yun Seop Yu,et al. Fabrication and Characterization of Sidewall Defined Silicon-on-Insulator Single-Electron Transistor , 2008, IEEE Transactions on Nanotechnology.
[25] S. Goodnick,et al. Quantum-effect and single-electron devices , 2003 .
[26] Dong Seup Lee,et al. Fabrication and Characteristics of Self-Aligned Dual-Gate Single-Electron Transistors , 2009, IEEE Transactions on Nanotechnology.
[27] Byung-Gook Park,et al. Single-electron transistors based on gate-induced Si island for single-electron logic application , 2002 .
[29] Konstantin K. Likharev,et al. Single-electron devices and their applications , 1999, Proc. IEEE.
[30] Yasuo Takahashi,et al. Si-based ultrasmall multiswitching single-electron transistor operating at room-temperature , 2010 .
[31] Seiya Kasai,et al. A binary-decision-diagram-based two-bit arithmetic logic unit on a GaAs-based regular nanowire network with hexagonal topology. , 2009, Nanotechnology.
[32] T. Hiramoto,et al. Control of full width at half maximum of Coulomb oscillation in silicon single-hole transistors at room temperature , 2007 .
[33] Hiroshi Inokawa,et al. Electrostatically gated Si devices: Coulomb blockade and barrier capacitance , 2006 .