Cu pillar bumps as a lead-free drop-in replacement for solder-bumped, flip-chip interconnects

We evaluated Cu pillar bumps with a lead-free SnAg solder cap as 1st-level soldered interconnects in a standard organic BGA (ball grid array) flip chip package. Various pillar heights and solder volumes were investigated at a minimum pad pitch of 150 mum. Flip chip assembly followed the exact process as in the case of collapsible SnAg solder bumps, using an identical material set and identical equipment. Thanks to the properties of Cu pillar bumps, substrate design tolerances could be relaxed compared to solder bump interconnects of the same pitch. This, together with the fact that no solder-on-pad (SOP) is required for Cu pillar bumps, allows for lower substrate cost, which is a major factor in flip chip packaging cost. Cu pillar bumps also offer significantly higher current carrying capability and better thermal performance compared to solder bumps. We found that flip chip assembly with Cu pillar bumps is a robust process with regard to variations in assembly parameters, such as solder cap volume, flux depth, chip placement accuracy and substrate pad size. It is possible to attach the Cu pillar bumps to the metal lines of the non-SOP substrates with line spacing down to 40 mum plusmn15 mum without any solder bridging. It is shown that flip chip packages with suitable 150 mum-pitch Cu pillar bumps provide high mechanical and electrical reliability. No corrosion on the Cu pillars was found after humidity tests (MSL2 level and unbiased HAST for 192 h). Thermal cycling passed 2000 cycles, even at JEDEC JESD22-A104-B condition C (-65 degC to 150 degC). High Temperature Storage passed 2000 h at 150 degC. Cross sections reveal that after 1000 h at 150degC all Sn in the solder is transformed into Cu-Sn intermetallic compounds (IMCs). Preliminary electromigration test results at highly accelerated conditions (Tbump ap 177 degC, I = 0.8 A) show almost 2 orders of magnitude longer lifetime compared to SnAg solder bumps at 200 mum pitch. Cu pillar lifetimes at high current and temperature are expected to highly exceed those of solder bumps, because current crowding in the solder is avoided and solder is transformed into much more stable intermetallics.

[1]  Reliability Study on Copper Pillar Bumping with Lead Free Solder , 2007, 2007 9th Electronics Packaging Technology Conference.

[2]  S. Balakrishnan,et al.  Copper die bumps (first level interconnect) and low-K dielectrics in 65nm high volume manufacturing , 2006, 56th Electronic Components and Technology Conference 2006.

[3]  C.C. Lee,et al.  Are Intermetallics in Solder Joints Really Brittle? , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[4]  King-Ning Tu,et al.  Current-crowding-induced electromigration failure in flip chip solder joints , 2002 .

[5]  Tie Wang,et al.  Studies on a novel flip-chip interconnect structure - pillar bump , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[6]  B. Ebersberger,et al.  Qualification of SnAg solder bumps for lead-free flip chip applications , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[7]  P. Markondeya Raj,et al.  Copper interconnections for high performance and fine pitch flip chip digital applications and ultra-miniaturized RF module applications , 2006, 56th Electronic Components and Technology Conference 2006.

[8]  B. Ebersberger,et al.  Reliability of lead-free SnAg solder bumps: influence of electromigration and temperature , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[9]  Electromigration Study in Flip Chip Solder Joints , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[10]  C. T. Chong,et al.  Electromigration in Pb-free solder bumps with Cu column as flip chip joints , 2006, 56th Electronic Components and Technology Conference 2006.