High-level synthesis for orthogonal scan

Scan paths are commonly used in digital design to improve the testability of sequential circuits since a full scan path provides complete controllability and observability for every bistable element. A traditional scan path is implemented after the circuit has been designed, with little regard to the actual circuit function. High-level synthesis can exploit knowledge of the circuit function to synthesize a scannable circuit that has less area overhead than a circuit that has scan inserted after synthesis. In this paper, we discuss how synthesis algorithms that target orthogonal scan can result in final designs that are fully scanned and have as little as one-third the overhead of a traditional scan path.

[1]  L. Avra,et al.  Orthogonal built-in self-test , 1992, Digest of Papers COMPCON Spring 1992.

[2]  Daniel P. Siewiorek,et al.  Automated Synthesis of Data Paths in Digital Systems , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Thomas W. Williams,et al.  Design for Testability - A Survey , 1982, IEEE Trans. Computers.

[4]  F. Joel Ferguson.  Book Review: Logic Design Principles by Edward J. McCluskey: Prentice-Hall Publishers, Englewood Cliffs, New Jersey, 549 pp., $39.95 , 1988, CARN.

[5]  Edward J. McCluskey,et al.  Orthogonal scan: low overhead scan for data paths , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[6]  Edward J. McCluskey,et al.  Synthesis-for-scan and scan chain ordering , 1996, Proceedings of 14th VLSI Test Symposium.

[7]  Sujit Dey,et al.  H-SCAN: A high level alternative to full-scan testing with reduced area and test application overheads , 1996, Proceedings of 14th VLSI Test Symposium.

[8]  Malgorzata Marek-Sadowska,et al.  Cost-free scan: a low-overhead scan path design methodology , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Parker,et al.  Design for Testability—A Survey , 1982, IEEE Transactions on Computers.

[10]  Chih-Chang Lin,et al.  Cost-free scan: a low-overhead scan path design methodology , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).