论文信息 - High performance Hybrid and Monolithic Backside Thinned CMOS Imagers realized using a new integration process

High performance Hybrid and Monolithic Backside Thinned CMOS Imagers realized using a new integration process

Hybrid and monolithic thinned backside illuminated CMOS imagers operating at full depletion at low substrate voltages were developed. The combination of a 50 mum EPI layer with varying doping concentration and trenches to reduce crosstalk is unique. All thin wafer processing is performed on 200 mm wafers using a specially developed temporary carrier process. As a result, working imagers exhibiting high pixel yield, high quantum efficiency and low dark current are demonstrated

[1] Chris Van Hoof,et al. High-end CMOS active pixel sensor for hyperspectral imaging , 2005 .

[2] Bart Dierickx,et al. NIR-enhanced image sensor using multiple epitaxial layers , 2004, IS&T/SPIE Electronic Imaging.

[3] Ying-Wen Bai,et al. Hybrid CMOS focal plane array with extended UV and NIR response for space applications , 2004, SPIE Optics + Photonics.

[4] Chris Van Hoof,et al. Grinding and Mixed Silicon Copper CMP of Stacked Patterned Wafers for 3D Integration , 2006 .

[5] Chris Van Hoof,et al. Wafer level temporary bonding/debonding for thin wafer handling applications , 2006 .