Statistical Analysis of First-Order Bang-Bang Phase-Locked Loops Using Sign-Dependent Random-Walk Theory
暂无分享,去创建一个
[1] R. Walker. Designing Bang-Bang PLLs for Clock and Data Recovery in Serial Data Transmission Systems , .
[2] Nicola Da Dalt. A design-oriented study of the nonlinear dynamics of digital bang-bang PLLs , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..
[3] Terrence L. Fine,et al. The response of a particular nonlinear system with feedback to each of two random processes , 1968, IEEE Trans. Inf. Theory.
[4] Behzad Razavi. Designing BangBang PLLs for Clock and Data Recovery in Serial Data Transmission Systems , 2003 .
[5] Upendra Dave,et al. Applied Probability and Queues , 1987 .
[6] Chih-Kong Ken Yang,et al. Technique to Reduce the Resolution Requirement of Digitally Controlled Oscillators for Digital PLLs , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[7] Nicola Da Dalt,et al. Linearized Analysis of a Digital Bang-Bang PLL and Its Validity Limits Applied to Jitter Transfer and Jitter Generation , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[8] Mario Lefebvre. First passage problems for asymmetric wiener processes , 2006 .
[9] A. W. Kemp,et al. Applied Probability and Queues , 1989 .
[10] Elias Masry,et al. Delta Modulation of the Wiener Process , 1975, IEEE Trans. Commun..
[11] A. Weinberg,et al. Discrete Time Analyses of Nonuniform Sampling First- and Second-Order Digital Phase Lock Loops , 1974, IEEE Trans. Commun..
[12] Alper Demir,et al. Computing Timing Jitter From Phase Noise Spectra for Oscillators and Phase-Locked Loops With White and$1/f$Noise , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.
[13] Orla Feely,et al. Combined effect of loop delay and reference clock jitter in first-order digital bang-bang phase-locked loops , 2009, 2009 IEEE International Symposium on Circuits and Systems.
[14] Orla Feely,et al. Driven interval shift dynamics in sigma-delta modulators and phase-locked loops , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[15] Paul Shepherd,et al. A 9.95-11.3-Gb/s XFP transceiver in 0.13-μm CMOS , 2006 .
[16] O. Feely,et al. Investigation of First-Order Digital Bang-Bang Phase-Locked Loops with Reference Clock Jitter , 2008, 2008 NORCHIP.
[17] Poras T. Balsara,et al. Event-driven Simulation and modeling of phase noise of an RF oscillator , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[18] Michael Peter Kennedy,et al. Statistical Properties of First-Order Bang-Bang PLL With Nonzero Loop Delay , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.
[19] Jean-Olivier Plouchart,et al. Bang-bang digital PLLs at 11 and 20GHz with sub-200fs integrated jitter for high-speed serial communication applications , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[20] Simon Haykin,et al. An Introduction to Analog and Digital Communications , 1989 .
[21] R. Gray. Source Coding Theory , 1989 .
[22] Ian Galton. Analog-input digital phase-locked loops for precise frequency and phase demodulation , 1995 .
[23] P. Schvan,et al. A fully integrated SiGe receiver IC for 10-Gb/s data rate , 2000, IEEE Journal of Solid-State Circuits.
[24] Anthony Chan Carusone,et al. Modeling and Design of Multilevel Bang–Bang CDRs in the Presence of ISI and Noise , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.
[25] Floyd M. Gardner,et al. Phaselock Techniques: Gardner/Phaselock Techniques , 2005 .
[26] P. Gregorius,et al. A compact triple-band low-jitter digital LC PLL with programmable coil in 130-nm CMOS , 2005, IEEE Journal of Solid-State Circuits.
[27] Eric W. Weisstein,et al. The CRC concise encyclopedia of mathematics , 1999 .
[28] Feller William,et al. An Introduction To Probability Theory And Its Applications , 1950 .
[29] L. DeVito,et al. A 9.95–11.3-Gb/s XFP Transceiver in 0.13-$\mu{\hbox {m}}$ CMOS , 2006, IEEE Journal of Solid-State Circuits.
[30] W. Rudin. Principles of mathematical analysis , 1964 .
[31] Deog-Kyoon Jeong,et al. Jitter transfer analysis of tracked oversampling techniques for multigigabit clock and data recovery , 2003 .
[32] Yusuf Leblebici,et al. CMOS Multichannel Single-Chip Receivers for Multi-Gigabit Optical Data Communications , 2007 .
[33] Behzad Razavi. A Fully Integrated SiGe Receiver IC for 10Gb/s Data Rate , 2003 .
[34] Timo Koski,et al. Statistics of the binary quantizer error in single-loop sigma-delta modulation with white Gaussian input , 1995, IEEE Trans. Inf. Theory.
[35] Frank Ellinger,et al. A 25Gb/s CDR in 90nm CMOS for High-Density Interconnects , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[36] William Feller,et al. An Introduction to Probability Theory and Its Applications , 1967 .
[37] LF Reis. Techniques , 2007, Modern Pathology.
[38] Pavan Kumar Hanumolu,et al. Digitally-Enhanced Phase-Locking Circuits , 2007, 2007 IEEE Custom Integrated Circuits Conference.
[39] F. Ellinger,et al. A 25-Gb/s CDR in 90-nm CMOS for High-Density Interconnects , 2006, IEEE Journal of Solid-State Circuits.
[40] B. Razavi,et al. Challenges in the design of high-speed clock and data recovery circuits , 2002, IEEE Commun. Mag..
[41] R. Steele,et al. Delta Modulation Systems , 1975 .
[42] Nicola Da Dalt,et al. Markov Chains-Based Derivation of the Phase Detector Gain in Bang-Bang PLLs , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[43] B. Razavi,et al. Analysis and modeling of bang-bang clock and data recovery circuits , 2004, IEEE Journal of Solid-State Circuits.