A 57-64 GHz Two-Way Parallel-Combined Power Amplifier with 16.6 dBm Psat and 23.6% Peak PAE in 40nm Bulk CMOS
暂无分享,去创建一个
Junjie Gu | Hao Xu | Haoqi Qin | Rui Yin | Xiaoliang Shen | Na Yan | Guixiang Jin
[1] Hao Min,et al. A Two-Way Power-Combining 60GHz CMOS Power Amplifier with 22.0% PAE and 19.4dBm Psat in 65nm Bulk CMOS , 2021, 2021 IEEE International Symposium on Circuits and Systems (ISCAS).
[2] Hua Wang,et al. A Coupler-Based Differential Doherty Power Amplifier with Built-In Baluns for High Mm-Wave Linear-Yet-Efficient Gbit/s Amplifications , 2019, 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).
[3] J. Liu,et al. A 60-GHz Adaptively Biased Power Amplifier with Predistortion Linearizer in 90-nm CMOS , 2018, 2018 IEEE/MTT-S International Microwave Symposium - IMS.
[4] Kaixue Ma,et al. A 65 nm CMOS Power Amplifier With Peak PAE above 18.9% From 57 to 66 GHz Using Synthesized Transformer-Based Matching Network , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.
[5] Patrick Reynaert,et al. A 60-GHz Dual-Mode Class AB Power Amplifier in 40-nm CMOS , 2013, IEEE Journal of Solid-State Circuits.
[6] Yi Zhao,et al. A Wideband, Dual-Path, Millimeter-Wave Power Amplifier With 20 dBm Output Power and PAE Above 15% in 130 nm SiGe-BiCMOS , 2012, IEEE Journal of Solid-State Circuits.
[7] Gang Liu,et al. A 5.8 GHz 1 V Linear Power Amplifier Using a Novel On-Chip Transformer Power Combiner in Standard 90 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.