Time-delay integration readout with adjacent pixel signal transfer for CMOS image sensor

This paper presents a time delay and integration (TDI) structure for CMOS image sensor (CIS) with adjacent pixel signal transfer (APST). The CCD-like TDI function is achieved in CIS by proposed APST without additional in-pixel device and minimum routing effort. The in-pixel integrated signal is transferred to adjacent pixel and summed up by an off-pixel column-shared unity-gain buffer. A 128×6 pixel array with 6×6μm2 pixel size has been designed and fabricated in TSMC0.18μm 1P6M CIS technology providing 6 TDI stages with fill factor of 23.1%. It achieves a signal to noise ratio (SNR) improvement of 13dB, a transfer efficiency of 99.6%, and a total power dissipation of 4.43 μW per column at 1.6K fps.

[1]  Wim Diels,et al.  CMOS long linear array for space application , 2006, Electronic Imaging.

[2]  Hee Chul Lee,et al.  Smart CMOS Charge Transfer Readout Circuit for Time Delay and Integration Arrays , 2006, IEEE Custom Integrated Circuits Conference 2006.

[3]  Hong-Yi Huang,et al.  A time-delay-integration CMOS readout circuit for IR scanning , 2002, 9th International Conference on Electronics, Circuits and Systems.

[4]  G. Meynants,et al.  Time-Delay-Integration Architectures in CMOS Image Sensors , 2009, IEEE Transactions on Electron Devices.

[5]  Yasar Gurbuz,et al.  Design of a ROIC for scanning type HgCdTe LWIR focal plane arrays , 2010, Defense + Commercial Sensing.