Limitations of shift-and-ratio based L/sub eff/ extraction techniques for MOS transistors with halo or pocket implants

The shift-and-ratio method has been considered as one of the most accurate and consistent techniques for extracting the effective channel-length of the MOS transistor. This method assumes the effective mobility of a long channel and a short channel transistor to be equal. Scaling down the MOS transistor urges the need of including halo (or pocket) implants in the fabrication process. Due to this implant, however, the short channel MOSFET features a degraded effective mobility compared to the long channel reference device. This affects the channel-length extraction and results in unrealistic high values for the extracted effective channel-length for deep submicron transistors with high-dose halo (or pocket) implants.

[1]  K. Terada,et al.  A New Method to Determine Effective MOSFET Channel Length , 1979 .

[2]  J. Hauser,et al.  Extraction of experimental mobility data for MOS devices , 1996 .

[3]  Yuan Taur,et al.  On "effective channel length" in 0.1-μm MOSFETs , 1995, IEEE Electron Device Letters.

[4]  K. Steinhubl.  Design of Ion-Implanted MOSFET'S with Very Small Physical Dimensions , 1974 .

[5]  L. Deferm,et al.  Investigation of intrinsic transistor performance of advanced CMOS devices with 2.5 nm NO gate oxides , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[6]  Y. Taur,et al.  A new 'shift and ratio' method for MOSFET channel-length extraction , 1992, IEEE Electron Device Letters.

[7]  S. Ogura,et al.  Halo doping effects in submicron DI-LDD device design , 1985, 1985 International Electron Devices Meeting.

[8]  R. F. Motta,et al.  A new method to determine MOSFET channel length , 1980, IEEE Electron Device Letters.

[9]  S. Kubicek,et al.  Accurate determination of channel length, series resistance and junction doping profile for MOSFET optimisation in deep submicron technologies , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[10]  T. Hori,et al.  A 0.1 /spl mu/m CMOS technology with tilt-implanted punchthrough stopper (TIPS) , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.