High Speed Array Multipliers Based on 1-Bit Full Adders

Array architecture is a popular technique to implement the multipliers due to its compact structure. In this paper, three multiplier circuits using 8T, 10TGDIXOR and 10TGDIXNOR full adders have been designed, simulated, analyzed and compared. An extensive speed analysis of multipliers has been done. According to our test results, an array multiplier designed by 10T GDIXOR full adder is showing best result in terms of speed with varying supply voltage. But at the same time the simulation also proves that the 10T GDIXNOR 1-bit full adder is the fastest among all other full adders. The simulation has been carried out on Tanner EDA tool on BSIM3v3 90nm technology.

[1]  Yintang Yang,et al.  Novel low power full adder cells in 180nm CMOS technology , 2009, 2009 4th IEEE Conference on Industrial Electronics and Applications.

[2]  Tripti Sharma,et al.  A novel CMOS 1-bit 8T full adder cell , 2010 .

[3]  M.B. Srinivas,et al.  New improved 1-bit full adder cells , 2008, 2008 Canadian Conference on Electrical and Computer Engineering.

[4]  Shubhajit Roy Chowdhury,et al.  A high Speed 8 Transistor Full Adder Design Using Novel 3 Transistor XOR Gates , 2008 .

[5]  Tripti Sharma,et al.  High speed, low power 8t full adder cell with 45% improvement in threshold loss problem , 2010, ICN 2010.

[6]  Z. Abid,et al.  New parallel multipliers based on low power adders , 2005, Canadian Conference on Electrical and Computer Engineering, 2005..

[7]  Po-Ming Lee,et al.  Novel 10-T full adders realized by GDI structure , 2007, 2007 International Symposium on Integrated Circuits.