An autonomous decentralized low-power system with adaptive-universal control for a chip multi-processor

A technique for adaptive-universal control of clock frequency, supply voltage, and body bias optimizes the performance-to-power ratio of chip multi-processors. The technique is based on a compound built-in self-test and self-instructed look-up table scheme for an autonomous and decentralized system. Applied to a 32b ALU, power is reduced by seventy times.

[1]  A.P. Chandrakasan,et al.  A 175 mV multiply-accumulate unit using an adaptive supply voltage and body bias (ASB) architecture , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[2]  F. Arakawa,et al.  Autonomous decentralized low-power system LSI using self-instructing predictive shutdown method , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[3]  K. Toyama,et al.  Design rule for frequency-voltage cooperative power control and its application to an MPEG-4 decoder , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[4]  Burkhard D. Steinmacher-Burow,et al.  Cellular supercomputing with system-on-a-chip , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).