An approach to tolerating delay faults based on asynchronous circuits