Development of robust analog electronics at the University of Tennessee for NASA/JPL extreme environment applications

The INSYTE (Integrated Circuits and Systems) Laboratory at The University of Tennessee is currently investigating robust CMOS analog and mixed-signal circuit design techniques for extreme environments. This work is being targeted for Mars surface applications where the temperature can vary from -1200/spl square/C to +20/spl square/C depending on time of day and location. In this paper we present both robust analog design techniques and measurement results from several test circuits. The design techniques focus on developing high performance OTAs and op-amps that can operate over a wide temperature range. The test circuits include a 3.3 V ping-pong op-amp and a 3.3 V rail-to-rail I/O op-amp capable of driving resistive loads.

[1]  Paavo J. Kosonen,et al.  A low temperature pipelined analog-to-digital converter , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[2]  Gabor C. Temes,et al.  Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.

[3]  S. Cristoloveanu,et al.  An overview of circuits and devices research on SOI technology for analog/mixed-signal systems , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[4]  I. E. Opris,et al.  A rail-to-rail ping-pong op-amp , 1996, IEEE J. Solid State Circuits.

[5]  Ying Li,et al.  Operating SOI CMOS technology in extreme environments , 2003, 2003 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2003. Digest of Papers..

[6]  John D. Cressler,et al.  The operation of 0.35 μm partially depleted SOI CMOS technology in extreme environments , 2003 .

[7]  R.K. Kirschman,et al.  Low-temperature electronics , 1990, IEEE Circuits and Devices Magazine.

[8]  Elizabeth A. Kolawa,et al.  Die Attachment for −120°C to +20°C Thermal Cycling of Microelectronics for Future Mars Rovers—An Overview , 2001 .

[9]  R.C. Jaeger,et al.  MOSFET behavior and circuit considerations for analog applications at 77 K , 1987, IEEE Transactions on Electron Devices.

[10]  S. L. Titcomb,et al.  Low-temperature CMOS-a brief preview , 1991 .

[11]  A. Abidi,et al.  Flicker noise in CMOS transistors from subthreshold to strong inversion at various temperatures , 1994 .

[12]  B. Dufrene,et al.  Complementary body driving - a low voltage analog circuit technique for SOI , 2002, 2002 IEEE International SOI Conference.

[13]  Eric A. Vittoz,et al.  Micropower Techniques , 1994 .