A 1.2-V 250-MS/s 8-bit pipelined ADC in 0.13-µm CMOS

This paper describes the implementation and experimental results of a 250 MS/s 8-bit pipelined analog-to-digital converter (ADC) in a 0.13-µm CMOS process. The ADC uses a dedicated sample-and-hold amplifier (SHA) to achieve excellent linearity performances with high SFDR and very flat SNDR. Stage scaling in the pipeline chain is adopted to lower the power consumption. The ADC measures a SFDR of over 60 dB and 7.45 ENOB at 250 Ms/s with an input frequency of 19 MHz. SNDR only drops 1.7dB with input frequency increasing from dc to over 70MHz. Including all analog and digital blocks, the total power dissipation of the ADC is 60mW from a 1.2V power supply. The active area is 800 µm×700 µm.

[1]  O. Moldsvor,et al.  A 1.2V 220MS/s 10b pipeline ADC implemented in 0.13/spl mu/m digital CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  I. Mehr,et al.  A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC , 2000 .

[3]  G. Geelen,et al.  A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .

[4]  P.R. Gray,et al.  A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR , 2004, IEEE Journal of Solid-State Circuits.

[5]  P. Gray,et al.  A 1 . 5V , 10-bit , 14 . 3-MS / s CMOS Pipeline Analog-to-Digital Converter , 1999 .

[6]  Wenhua Yang,et al.  A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input , 2001, IEEE J. Solid State Circuits.

[7]  Yusuf Leblebici,et al.  A 1.8V 12-bit 230-MS/s pipeline ADC in 0.18μm CMOS technology , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[8]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.