Power optimization techniques for associative processors
暂无分享,去创建一个
[1] Shaahin Angizi,et al. Low power in-memory computing based on dual-mode SOT-MRAM , 2017, 2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).
[2] Jerry L. Potter. Associative Computing: A Programming Paradigm for Massively Parallel Computers , 1992 .
[3] Tajana Rosing,et al. Nvalt: Nonvolatile Approximate Lookup Table for GPU Acceleration , 2018, IEEE Embedded Systems Letters.
[4] Augusta Beulet Paul,et al. Low power reconfigurable FP-FFT core with an array of folded DA butterflies , 2014, EURASIP J. Adv. Signal Process..
[5] Mohsen Imani,et al. Ultra-efficient processing in-memory for data intensive applications , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).
[6] Baker Mohammad,et al. Modeling and Optimization of Memristor and STT-RAM-Based Memory for Low-Power Applications , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Caxton C. Foster. Content Addressable Parallel Processors , 1976 .
[8] Eby G. Friedman,et al. AC-DIMM: associative computing with STT-MRAM , 2013, ISCA.
[9] Csaba Andras Moritz,et al. Heterogeneous graphene-CMOS ternary content addressable memory , 2014, J. Parallel Distributed Comput..
[10] Yu Cao,et al. Exploring sub-20nm FinFET design with Predictive Technology Models , 2012, DAC Design Automation Conference 2012.
[11] Dejan Markovic,et al. Power and Area Minimization of Reconfigurable FFT Processors: A 3GPP-LTE Example , 2012, IEEE Journal of Solid-State Circuits.
[12] Luca Maria Gambardella,et al. Proceedings of the Twenty-Second International Joint Conference on Artificial Intelligence Flexible, High Performance Convolutional Neural Networks for Image Classification , 2022 .
[13] Ahmed M. Eltawil,et al. A Two-Dimensional Associative Processor , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[14] David Blaauw,et al. A 0.27V 30MHz 17.7nJ/transform 1024-pt complex FFT core with super-pipelining , 2011, 2011 IEEE International Solid-State Circuits Conference.
[15] Ahmed M. Eltawil,et al. Approximate Memristive In-memory Computing , 2017, ACM Trans. Embed. Comput. Syst..
[16] Ran Ginosar,et al. Resistive Associative Processor , 2015, IEEE Computer Architecture Letters.
[17] R.H. Dennard,et al. Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions , 1974, Proceedings of the IEEE.
[18] Ran Ginosar,et al. Computer Architecture with Associative Processor Replacing Last-Level Cache and SIMD Accelerator , 2013, IEEE Transactions on Computers.
[19] Jing Li,et al. 1 Mb 0.41 µm² 2T-2R Cell Nonvolatile TCAM With Two-Bit Encoding and Clocked Self-Referenced Sensing , 2014, IEEE Journal of Solid-State Circuits.
[20] Eisse Mensink,et al. A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.