System-on-Chip Security Assertions

Assertions are widely used for functional validation as well as coverage analysis for both software and hardware designs. Assertions enable runtime error detection as well as faster localization of errors. While there is a vast literature on both software and hardware assertions for monitoring functional scenarios, there is limited effort in utilizing assertions to monitor System-on-Chip (SoC) security vulnerabilities. In this paper, we identify common SoC security vulnerabilities by analyzing the design. To monitor these vulnerabilities, we define several classes of assertions to enable runtime checking of security vulnerabilities. Our experimental results demonstrate that the security assertions generated by our proposed approach can detect all the inserted vulnerabilities while the functional assertions generated by state-of-the-art assertion generation techniques fail to detect most of them.

[1]  Shobha Vasudevan,et al.  Mining Hardware Assertions With Guidance From Static Analysis , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Yici Cai,et al.  ASAX: Automatic security assertion extraction for detecting Hardware Trojans , 2018, 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC).

[3]  Воробьев Антон Александрович Анализ уязвимостей вычислительных систем на основе алгебраических структур и потоков данных National Vulnerability Database , 2013 .

[4]  Harry Foster Jasper,et al.  Introduction to the New Accellera Open Verification Library , 2006 .

[5]  Masahiro Fujita,et al.  On the integration of model-driven design and dynamic assertion-based verification for embedded software , 2013, J. Syst. Softw..

[6]  Rolf Drechsler,et al.  Automatic Generation of Complex Properties for Hardware Designs , 2008, 2008 Design, Automation and Test in Europe.

[7]  Eric Peeters,et al.  System-on-Chip Platform Security Assurance: Architecture and Validation , 2018, Proceedings of the IEEE.

[8]  Harry D. Foster,et al.  Assertion-Based Design , 2010 .

[9]  Mordechai Ben-Ari,et al.  The temporal logic of branching time , 1981, POPL '81.

[10]  Martin Leucker,et al.  The Theory and Practice of SALT , 2011, NASA Formal Methods.

[11]  Avner Landver,et al.  The ForSpec Temporal Logic: A New Temporal Property-Specification Language , 2002, TACAS.

[12]  Moshe Y. Vardi,et al.  A Temporal Language for SystemC , 2008, 2008 Formal Methods in Computer-Aided Design.