Power and Delay Analysis of a 4 to 1 Multiplexer Implemented in different Logic Style