论文信息 - Soft error rate mitigation techniques for modern microcircuits

Soft error rate mitigation techniques for modern microcircuits

A unique circuit hardening technique is described, which can totally eliminate both alpha and neutron induced soft errors from deep submicron microcircuits. This hardening technique, termed temporal sampling, addresses both traditional static latch SEUs (single event upsets) as well as SET (single event transient) induced errors. This approach mitigates the SER (soft error rate) of modern microcircuits with minimal impact on design flow, physical layout area, and circuit performance.

P. Eaton | D. Mavis | Mavis | David

[1] N. Leland,et al. Frequency dependence of soft error rates for sub-micron CMOS technologies , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[2] R. Hokinson,et al. Historical trend in alpha-particle induced soft error rates of the Alpha/sup TM/ microprocessor , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[3] E. Fuller,et al. RADIATION CHARACTERIZATION, AND SEU MITIGATION, OF THE VIRTEX FPGA FOR SPACE-BASED RECONFIGURABLE COMPUTING , 2000 .

[4] P. J. Cooper,et al. The role of thermal and fission neutrons in reactor neutron-induced upsets in commercial SRAMs , 1997 .

[5] M. Baze,et al. Attenuation of single event induced pulses in CMOS combinational logic , 1997 .

[6] M. Baze,et al. Comparison of error rates in combinational and sequential logic , 1997 .

[7] T. Calin,et al. Upset hardened memory design for submicron CMOS technology , 1996 .

[8] E. Normand. Single-event effects in avionics , 1996 .

[9] F. W. Sexton,et al. Critical charge concepts for CMOS SRAMs , 1995 .

[10] E. A. Burke,et al. Calculation of Cosmic-Ray Induced Soft Upsets and Scaling in VLSI Devices , 1982, IEEE Transactions on Nuclear Science.