Parallel Programming of Multi-processor SoC: A HW–SW Interface Perspective

For the design of classic computers the parallel programming concept is used to abstract HW/SW interfaces during high level specification of application software. The software is then adapted to existing multiprocessor platforms using a low level software layer that implements the programming model. Unlike classic computers, the design of heterogeneous MPSoC includes also building the processors and other kind of hardware components required to execute the software. In this case, the programming model hides both hardware and software refinements. This paper deals with parallel programming models to abstract both hardware and software interfaces in the case of heterogeneous MPSoC design. Different abstraction levels will be needed. For the long term, the use of higher level programming models will open new vistas for optimization and architecture exploration like CPU/RTOS tradeoffs.

[1]  Anoop Gupta,et al.  Parallel computer architecture - a hardware / software approach , 1998 .

[2]  Frank Ghenassia,et al.  Transaction Level Modeling with SystemC , 2005 .

[3]  Ahmed Amine Jerraya,et al.  Using abstract CPU subsystem simulation model for high level HW/SW architecture exploration , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[4]  Hannu Tenhunen,et al.  Guest Editors' Introduction: Multiprocessor Systems-on-Chips , 2005, Computer.

[5]  Xi Chen,et al.  A unified HW/SW interface model to remove discontinuities between HW and SW design , 2005, EMSOFT.

[6]  4G applications, architectures, design methodology and tools for MPSoC , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[7]  Ahmed Amine Jerraya,et al.  Fast and accurate timed execution of high level embedded software using HW/SW interface simulation model , 2004 .

[8]  Wayne Wolf.  High-Performance Embedded Computing: Architectures, Applications, and Methodologies , 2006 .

[9]  Damien Lyonnard,et al.  Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  David E. Culler,et al.  A Hardware / Software Approach , 1997 .

[11]  Ahmed Amine Jerraya,et al.  Fast and accurate timed execution of high level embedded software using HW/SW interface simulation model , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).

[12]  David B. Skillicorn,et al.  Models and languages for parallel computation , 1998, CSUR.

[13]  Wayne H. Wolf.  High-Performance Embedded Computing , 2007 .

[14]  C. Berthet.  Going mobile: the next horizon for multi-million gate designs in the semi-conductor industry , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[15]  Steve Vinoski.  New features for CORBA 3.0 , 1998, CACM.