A Third-Order DT $\Delta\Sigma$ Modulator Using Noise-Shaped Bi-Directional Single-Slope Quantizer

This paper describes a new analog-to-digital converter based on the traditional dual-slope ADC operation. With a small modification to the discharging phase of the dual-slope ADC, first-order quantization noise shaping is achieved. This quantizer is used in a second-order loop filter and results in an overall third-order quantization noise shaping. To remove the need for any extra active element, this quantizer is merged with the active adder. In this fashion, the multi-bit flash ADC is removed and hence the loading of the active-adder is reduced to a single continuous-time comparator. Furthermore, to alleviate the speed of the counting-clock and the common-mode biasing accuracy requirements, a bi-directional discharging scheme is proposed. As a proof of concept, the second-order loop filter with the proposed quantizer is fabricated in a 0.18 μm CMOS technology and achieves over 78 dB SNDR with an oversampling ratio of 24 and 50 MHz sampling speed. The power consumption is 2.9 mW from a 1.5 V power supply.

[1]  Gabor C. Temes,et al.  Noise-shaped integrating quantisers in ΔΣ modulators , 2009 .

[2]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[3]  A. Dezzani,et al.  A 1.2-V dual-mode WCDMA/GPRS /spl Sigma//spl Delta/ modulator , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  Eric Andre,et al.  3.3 A 1.2-V Dual-Mode WCDMA/GPRS Σ∆ Modulator , 2003 .

[5]  Gabor C. Temes,et al.  A Noise-Coupled Time-Interleaved Delta-Sigma ADC with 4 . 2 MHz BW ,-98 dB THD , and 79 dB SNDR , 2008 .

[6]  Un-Ku Moon,et al.  A third-order DT ΔΣ modulator using noise-shaped bidirectional single-slope quantizer , 2011, 2011 IEEE International Solid-State Circuits Conference.

[7]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[8]  M.Z. Straayer,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, IEEE Journal of Solid-State Circuits.

[9]  Gabor C. Temes,et al.  A Noise-Coupled Time-Interleaved Delta-Sigma ADC With 4.2 MHz Bandwidth, ${-}$ 98 dB THD, and 79 dB SNDR , 2008, IEEE Journal of Solid-State Circuits.

[10]  Hae-Seung Lee,et al.  Noise Analysis for Comparator-Based Circuits , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Un-Ku Moon,et al.  Time-interleaved noise-shaping integrating quantisers , 2010 .

[12]  Hae-Seung Lee,et al.  Comparator-based switched-capacitor circuits for scaled CMOS technologies , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[13]  Edgar Sánchez-Sinencio,et al.  A 20MHz BW 68dB DR CT ΔΣ ADC based on a multi-bit time-domain quantizer and feedback element , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[14]  Terri S. Fiez,et al.  Improved Delta-Sigma DAC Linearity Using Data Weighted Averaging. , 1995 .

[15]  Un-Ku Moon,et al.  74dB SNDR multi-loop sturdy-MASH delta-sigma modulator using 35dB opamp gain , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[16]  Ahmed Gharbiya,et al.  On the implementation of input-feedforward delta-sigma modulators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Un-Ku Moon,et al.  A double-sampled path-coupled single-loop ΣΔ modulator using noise-shaped integrating quantizer , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[18]  Michael H. Perrott,et al.  A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time � ADC With VCO-Based Integrator and Quantizer Implemented in 0 . 13 � m CMOS , 2009 .

[19]  Un-Ku Moon,et al.  A 630μW zero-crossing-based ΔΣ ADC using switched-resistor current sources in 45nm CMOS , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[20]  Richard Schreier,et al.  An empirical study of high-order single-bit delta-sigma modulators , 1993 .

[21]  Enrique Prefasi,et al.  Second-order multi-bit ΣΔ ADC using a Pulse-Width Modulated DAC and an integrating quantizer , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).

[22]  Terri S. Fiez,et al.  Improved /spl Delta//spl Sigma/ DAC linearity using data weighted averaging , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[23]  Un-Ku Moon,et al.  74 dB SNDR Multi-Loop Sturdy-MASH Delta-Sigma Modulator Using 35 dB Open-Loop Opamp Gain , 2009, IEEE Journal of Solid-State Circuits.

[24]  B.A. Wooley,et al.  A 1.2-V 77-dB 7.5-MHz Continuous-Time/Discrete-Time Cascaded ΣΔ Modulator , 2007, 2007 IEEE Symposium on VLSI Circuits.

[25]  Luis Hernandez,et al.  Continuous time sigma-delta modulator based on binary weighted charge balance , 2009 .