Voltage-controlled MRAM for working memory: Perspectives and challenges

Magnetic random access memory (MRAM) has been widely studied for future nonvolatile working memory candidate. However, the mainstream current (spin transfer torque, STT or spin Hall effect, SHE) driven MRAMs (STT-MRAM or SHE-MRAM) face intrinsic problems in terms of high write power and long latency, significantly limiting the applications for low-power and high-speed working memories. The recently-developed new-generation MRAM, named VCMA-MRAM, which exploits the voltage-controlled magnetic anisotropy (VCMA) effect to write (or assist to write) data information into magnetic tunnel junctions (MTJs), holds the promise to efficiently overcome these problems. Despite the impressive possibility of improving write power and speed, this technology, however, is currently under intensive research and development (R&D), and some challenges still await answers. In this paper, we investigate the perspectives and challenges of VCMA-MRAM for working memories from a cross-layer (device/circuit/architecture) design point of view. We demonstrate that VCMA-MRAM outperforms STT-MRAM and SHE-MRAM in terms of area, speed, energy consumption and instruction-per-cycle (IPC) performance, benefiting from the low-power and high-speed VCMA-driven data writing mechanism. On the other hand, challenges in terms of device fabrication and circuit design should be efficiently addressed before practical applications.

[1]  Cong Xu,et al.  NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Wei-gang Wang,et al.  Electric-field-assisted switching in magnetic tunnel junctions. , 2012, Nature materials.

[3]  Dmitri E. Nikonov,et al.  Benchmarking spintronic logic devices based on magnetoelectric oxides , 2014 .

[4]  Junhao Chu,et al.  Surface magnetoelectric effect in ferromagnetic metal films. , 2008, Physical review letters.

[5]  W. Brinkman,et al.  Tunneling Conductance of Asymmetrical Barriers , 1970 .

[6]  Slonczewski Conductance and exchange coupling of two ferromagnets separated by a tunneling barrier. , 1989, Physical review. B, Condensed matter.

[7]  Youguang Zhang,et al.  Reconfigurable Codesign of STT-MRAM Under Process Variations in Deeply Scaled Technology , 2015, IEEE Transactions on Electron Devices.

[8]  Xueti Tang,et al.  Spin-transfer torque magnetic random access memory (STT-MRAM) , 2013, JETC.

[9]  Dejan Markovic,et al.  Design of a Fast and Low-Power Sense Amplifier and Writing Circuit for High-Speed MRAM , 2015, IEEE Transactions on Magnetics.

[10]  A. Fert,et al.  The emergence of spin electronics in data storage. , 2007, Nature materials.

[11]  Shoji Ikeda,et al.  Magnetization switching in a CoFeB/MgO magnetic tunnel junction by combining spin-transfer torque and electric field-effect , 2014 .

[12]  Qi Hu,et al.  Electric-Field-Controlled Magnetoelectric RAM: Progress, Challenges, and Scaling , 2015, IEEE Transactions on Magnetics.

[13]  Somayeh Sardashti,et al.  The gem5 simulator , 2011, CARN.

[14]  Xuanyao Fong,et al.  Spin-Hall Magnetic Random-Access Memory With Dual Read/Write Ports for On-Chip Caches , 2015, IEEE Magnetics Letters.

[15]  Zhaohao Wang,et al.  Spintronics , 2015, ACM J. Emerg. Technol. Comput. Syst..

[16]  J. Miltat,et al.  Spin-torque driven magnetization dynamics : Micromagnetic modeling , 2008 .

[17]  Alzate Vinasco,et al.  Voltage-Controlled Magnetic Dynamics in Nanoscale Magnetic Tunnel Junctions , 2014 .

[18]  Mehdi Baradaran Tahoori,et al.  Evaluation of Hybrid Memory Technologies Using SOT-MRAM for On-Chip Cache Hierarchy , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  V. Zayets,et al.  Large Voltage-Induced Changes in the Perpendicular Magnetic Anisotropy of an MgO-Based Tunnel Junction with an Ultrathin Fe Layer , 2016 .

[20]  Pedram Khalili Amiri,et al.  Magnetoelectric Random Access Memory-Based Circuit Design by Using Voltage-Controlled Magnetic Anisotropy in Magnetic Tunnel Junctions , 2015, IEEE Transactions on Nanotechnology.

[21]  Kaushik Roy,et al.  Future cache design using STT MRAMs for improved energy efficiency: Devices, circuits and architecture , 2012, DAC Design Automation Conference 2012.

[22]  J. G. Alzate,et al.  Voltage-induced switching of nanoscale magnetic tunnel junctions , 2012, 2012 International Electron Devices Meeting.

[23]  S. Yuasa,et al.  Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions , 2004, Nature materials.