Low power dynamic logic circuit design using a pseudo dynamic buffer
暂无分享,去创建一个
[1] Jinn-Shyan Wang,et al. Analysis and design of high-speed and low-power CMOS PLAs , 2001 .
[2] Mao Zhi-gang,et al. A 64 bit parallel CMOS adder for high performance processors , 2002, Proceedings. IEEE Asia-Pacific Conference on ASIC,.
[3] C. M. Lee,et al. High-speed compact circuits with CMOS , 1982 .
[4] R. Krishnamurthy,et al. A 6.5 GHz 130 nm single-ended dynamic ALU and instruction-scheduler loop , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[5] W.S. Song,et al. High-performance low-power bit-level systolic array signal processor with low-threshold dynamic logic circuits , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).
[6] Bharadwaj Amrutur,et al. Fast low-power decoders for RAMs , 2001, IEEE J. Solid State Circuits.
[7] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .
[8] Christer Svensson,et al. A true single-phase-clock dynamic CMOS circuit technique , 1987 .
[9] Eby G. Friedman,et al. Domino logic with variable threshold voltage keeper , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[10] F. Mendoza-Hernandez,et al. Noise-tolerance improvement in dynamic CMOS logic circuits , 2006 .
[11] S. Kosonocky,et al. A transregional CMOS SRAM with single, logic V/sub DD/ and dynamic power rails , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).
[12] E. You,et al. A third-generation SPARC V9 64-b microprocessor , 2000, IEEE Journal of Solid-State Circuits.
[13] Rajiv V. Joshi,et al. A 500-MHz, 32-word/spl times/64-bit, eight-port self-resetting CMOS register file , 1999 .
[14] Kevin J. Nowka,et al. Circuit design techniques for a gigahertz integer microprocessor , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).
[15] Dean Liu,et al. Analysis of blocking dynamic circuits , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[16] N. Tzartzanis,et al. A Leakage Current Replica Keeper for Dynamic Circuits , 2006, IEEE Journal of Solid-State Circuits.