Low power dynamic logic circuit design using a pseudo dynamic buffer

In this paper, we propose a pseudo dynamic buffer (PDB) for footed domino logic circuit implementation. Using the proposed PDB structure, the output pulse during the precharge process is prevented from propagating to the output stage, as is the case in conventional case. As a result, up to half of the power is saved compared to a conventional domino gate, while improving the sampling window of the dynamic gate. This PDB structure is applicable not only for Pull-down network (N-type) dynamic logic, but also for Pull-up networks (P-type). Simulation results illustrate improved performance using the proposed scheme compared to the conventional dynamic logic for different loading conditions, clock frequencies and logic functions. In addition, our proposed design reduces the clock loading from conventional three to two transistors. As a result, the proposed scheme significantly saves power due to lower load capacitance on the clock bus. Test structures are fabricated in 0.35@mm CMOS technology. Measurement results validate the proposed concept and illustrate power saving as compared to conventional design.

[1]  Jinn-Shyan Wang,et al.  Analysis and design of high-speed and low-power CMOS PLAs , 2001 .

[2]  Mao Zhi-gang,et al.  A 64 bit parallel CMOS adder for high performance processors , 2002, Proceedings. IEEE Asia-Pacific Conference on ASIC,.

[3]  C. M. Lee,et al.  High-speed compact circuits with CMOS , 1982 .

[4]  R. Krishnamurthy,et al.  A 6.5 GHz 130 nm single-ended dynamic ALU and instruction-scheduler loop , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[5]  W.S. Song,et al.  High-performance low-power bit-level systolic array signal processor with low-threshold dynamic logic circuits , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[6]  Bharadwaj Amrutur,et al.  Fast low-power decoders for RAMs , 2001, IEEE J. Solid State Circuits.

[7]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[8]  Christer Svensson,et al.  A true single-phase-clock dynamic CMOS circuit technique , 1987 .

[9]  Eby G. Friedman,et al.  Domino logic with variable threshold voltage keeper , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[10]  F. Mendoza-Hernandez,et al.  Noise-tolerance improvement in dynamic CMOS logic circuits , 2006 .

[11]  S. Kosonocky,et al.  A transregional CMOS SRAM with single, logic V/sub DD/ and dynamic power rails , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[12]  E. You,et al.  A third-generation SPARC V9 64-b microprocessor , 2000, IEEE Journal of Solid-State Circuits.

[13]  Rajiv V. Joshi,et al.  A 500-MHz, 32-word/spl times/64-bit, eight-port self-resetting CMOS register file , 1999 .

[14]  Kevin J. Nowka,et al.  Circuit design techniques for a gigahertz integer microprocessor , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[15]  Dean Liu,et al.  Analysis of blocking dynamic circuits , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[16]  N. Tzartzanis,et al.  A Leakage Current Replica Keeper for Dynamic Circuits , 2006, IEEE Journal of Solid-State Circuits.