A 2Kx8-bit static MOS RAM with a new memory cell structure

A 2K/spl times/8-bit static MOS RAM with a new memory cell structure has been developed. The memory cell consists of six devices including four MOSFETs and two memory load resistors. Two load resistors are fabricated in the second-level polysilicon films over the polysilicon gate MOSFET used as the driver. Thus the memory cell area is determined only by the area of four MOSFETs. By applying the new cell structure and photolithography technology of 3 /spl mu/m dimensions, the cell area of 23/spl times/27 /spl mu/m and the chip area of 3.75/spl times/4.19 mm have been realized. The RAM is nonclocked and single 5 V operation. Access time of about 150 ns is obtained at a supply current of 120 mA.

[1]  R. Pashley,et al.  A high performance 4K static RAM fabricated with an advanced MOS technology , 1977, 1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  K. Steinhubl.  Design of Ion-Implanted MOSFET'S with Very Small Physical Dimensions , 1974 .

[3]  K. Clark,et al.  A 1K×8-bit 5V-only static RAM , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  V. McKenny.  A 5 V-only 4-K static RAM , 1977, 1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  T. O'Connell,et al.  A 4K static clocked and nonclocked RAM design , 1977, 1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  K. Tsuji,et al.  A 2K×8-bit static RAM , 1978, 1978 International Electron Devices Meeting.