High performance QVCO design with series coupling in CMOS technology

A high performance quadrature voltage-controlled oscillator (QVCO) is presented. It has been fabricated in SMIC 0.18 μm CMOS technology with top thick metal. The proposed QVCO employed cascade serial coupling for in phase and quadrature phase signal generation. Source degeneration capacitance is added to the NMOS differential pair to suppress their flicker noise from up-conversion to close in phase noise. A dedicated low noise and high power supply rejection low drop out regulator is used to supply this QVCO. The measured phase noise of the proposed QVCO achieves phase noise of −123.3 dBc/Hz at an offset frequency of 1 MHz from the carrier of 4.78 GHz, while the QVCO core circuit and LDO draw 6 mA from a 1.8 V supply. The QVCO can operate from 4.09 to 4.87 GHz (17.5%). Measured tuning gain of the QVCO (Kvco) spans from 44.5 to 66.7 MHz/V The chip area excluding the pads and ESD protection circuit is 0.41 mm2.

[1]  Chih-Wei Yao,et al.  A phase-noise reduction technique for quadrature LC-VCO with phase-to-amplitude noise conversion , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  M. Tiebout,et al.  Low-power low-phase-noise differentially tuned quadrature VCO design in standard CMOS , 2001, IEEE J. Solid State Circuits.

[3]  Henrik Sjöland,et al.  Improved switched tuning of differential CMOS VCOs , 2002 .

[4]  P.R. Kinget,et al.  Tail Current-Shaping to Improve Phase Noise in LC Voltage-Controlled Oscillators , 2006, IEEE Journal of Solid-State Circuits.

[5]  A. Abidi,et al.  Physical processes of phase noise in differential LC oscillators , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[6]  A. Rofougaran,et al.  A 900 MHz CMOS LC-oscillator with quadrature outputs , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[7]  A. Ismail,et al.  CMOS differential LC oscillator with suppressed up-converted flicker noise , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[8]  A. Bonfanti,et al.  Analysis and design of a 1.8-GHz CMOS LC quadrature VCO , 2002, IEEE J. Solid State Circuits.

[9]  Salvatore Levantino,et al.  A low-phase-noise 5-GHz CMOS quadrature VCO using superharmonic coupling , 2003, IEEE J. Solid State Circuits.

[10]  A.M. Niknejad,et al.  A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration , 2005, IEEE Journal of Solid-State Circuits.

[11]  Charles Sodini,et al.  The impact of device type and sizing on phase noise mechanisms , 2003, IEEE Journal of Solid-State Circuits.

[12]  Ali Hajimiri,et al.  A general theory of phase noise in electrical oscillators , 1998 .

[13]  P. Kinget,et al.  A Low Phase Noise Quadrature LC VCO Using Capacitive Common-Source Coupling , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[14]  Asad A. Abidi,et al.  RF-CMOS oscillators with switched tuning , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[15]  A. Niknejad,et al.  A wideband low-phase-noise CMOS VCO , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[16]  Salvatore Levantino,et al.  Frequency dependence on bias current in 5 GHz CMOS VCOs: impact on tuning range and flicker noise upconversion , 2002, IEEE J. Solid State Circuits.

[17]  D. Kasperkovitz,et al.  Analysis and design of an optimally coupled 5-GHz quadrature LC oscillator , 2002, IEEE J. Solid State Circuits.

[18]  Salvatore Levantino,et al.  Suppression of flicker noise upconversion in a 65nm CMOS VCO in the 3.0-to-3.6GHz band , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[19]  Franco Maloberti,et al.  A low noise, high power supply rejection low dropout regulator for wireless system-on-chip applications , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[20]  E. Klumperink,et al.  Reducing MOSFET 1/f noise and power consumption by switched biasing , 1999, IEEE Journal of Solid-State Circuits.

[21]  Yue Tan,et al.  A power-optimized widely-tunable 5-GHz monolithic VCO in a digital SOI CMOS technology on high resistivity substrate , 2003, ISLPED '03.

[22]  Mun-Yang Park,et al.  A new 6 GHz fully integrated low power low phase noise CMOS LC quadrature VCO , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.