Design and implementation of a standard cell based programmable logic core

as process geometries shrink, the Non-Recurring Engineering (NRE) cost is increasing; the ability to make post-fabrication changes to System-on-Chip (SoC) is becoming more and more attractive. This ability can be realized by embedding a PLC (Programmable Logic Core) into a SoC. However, the design of PLC is a complex and daunting process; there are many issues to be addressed such as architecture, performance and flexibility. Most of these issues are related to design methodology. In this paper, a novel design method based on standard cells is proposed. With this method, not only bi-directional routing resources in the PLC fabric can be maintained which largely saves the area, but the semi-custom design approach can be adopted which greatly enhances design efficiency. In order to verify this method, a proof-of-concept PLC prototype has been designed and fabricated. Meanwhile, relevant CAD Tools have also been presented. The experimental results prove this design methodology. This paper also discusses the performance and the area of PLC designed with this method.

[1]  R. Saleh,et al.  Design considerations for soft embedded programmable logic cores , 2005, IEEE Journal of Solid-State Circuits.

[2]  Jonathan Rose,et al.  Automatic transistor and physical design of FPGA tiles from an architectural specification , 2003, FPGA '03.

[3]  Steven J. E. Wilton,et al.  Product-Term-Based Synthesizable Embedded Programmable Logic Cores , 2006, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Ma Xiaqiwi,et al.  Design and Implementation of A New FPGA Architecture , 2003 .

[5]  Jonathan Rose,et al.  Design, layout and verification of an FPGA using automated tools , 2005, FPGA '05.

[6]  Gregg Baeckler,et al.  Verifying the correctness of FPGA logic synthesis algorithms , 2003, FPGA '03.

[7]  A. W. Ruan,et al.  Design and Implementation of Boundary-Scan Circuit for FPGA , 2009, 2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis.

[8]  Steven J. E. Wilton,et al.  Architectures and algorithms for synthesizable embedded programmable logic cores , 2003, FPGA '03.

[9]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[10]  R. Saleh,et al.  SoC implementation issues for synthesizable embedded programmable logic cores , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[11]  Wayne Luk,et al.  A synthesizable datapath-oriented embedded FPGA fabric , 2007, FPGA '07.

[12]  Vaughn Betz,et al.  VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.

[13]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.