A Shannon Based Low Power Adder Cell for Neural Network Training

The proposed full adders for low power and high performance neural network training circuits has been implemented using Shannon decomposition based technique for sum and carry operation. The hardware includes multiplier circuit for product term and an adder circuit to perform summation. The proposed full adder is designed using tanner EDA tools and the resulting parameters such as 25.6% improvement in power dissipation and 20% improvement in transistor count from the simulated output when compared with MC IT based adder cell.

[1]  Jacek M. Zurada,et al.  Logistic GMDH-type neural networks and their application to the identification of the X-ray film characteristic curve , 1999, IEEE SMC'99 Conference Proceedings. 1999 IEEE International Conference on Systems, Man, and Cybernetics (Cat. No.99CH37028).

[2]  Suhwan Kim,et al.  Low-power circuits and technology for wireless digital systems , 2003, IBM J. Res. Dev..

[3]  Chip-Hong Chang,et al.  A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .

[4]  Byung-Gook,et al.  Application of Dynamic Pass-Transistor Logic to an 8-Bit Multiplier , 2000 .

[5]  G. Pask,et al.  Heuristic Self-Organization in Problems of Engineering Cybernetics , 2003 .

[6]  Vojin G. Oklobdzija,et al.  General method in synthesis of pass-transistor circuits , 2000 .

[7]  V.G. Oklobdzija,et al.  General method in synthesis of pass-transistor circuits , 2000, 2000 22nd International Conference on Microelectronics. Proceedings (Cat. No.00TH8400).

[8]  M. C. Acock,et al.  Estimating Missing Weather Data for Agricultural Simulations Using Group Method of Data Handling , 2000 .

[9]  M. Madheswaran,et al.  Design of low power, high performance area efficient shannon based adder cell for neural network training , 2009, 2009 International Conference on Control, Automation, Communication and Energy Conservation.

[10]  Abhijit S. Pandya,et al.  GMDH-type neural network algorithm with a feedback loop for structural identification of RBF neural network , 2007, Int. J. Knowl. Based Intell. Eng. Syst..

[11]  A. Ivakhnenko.  Heuristic self-organization in problems of engineering cybernetics , 1970 .

[12]  ChangChip-Hong,et al.  A review of 0.18-µm full adder performances for tree structured arithmetic circuits , 2005 .