A 2.4 Gb/s/pin simultaneous bidirectional parallel link with per-pin skew compensation

This paper describes voltage and timing margins and design trade-offs in low-cost parallel links. Results from a transceiver prototype demonstrate that per-pin skew compensation improves timing margins in these parallel links and can be implemented with reasonable cost overhead. Single-ended and simultaneous bidirectional links are viable alternatives to the traditional differential and unidirectional systems-these links require fewer pins and wires for the same bandwidth, and the additional noise sources, while significant, can be managed by careful circuit and package design.

[1]  Takahiko Takahashi,et al.  A CMOS gate array with 600 Mb/s simultaneous bidirectional I/O circuits , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[2]  Chih-Kong Ken Yang,et al.  A Cmos 500 Mbps/pin Synchronous Point to Point Link Interface , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[3]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[4]  Yiu-Fai Chan,et al.  A 2.6-GByte/s multipurpose chip-to-chip interface , 1998 .

[5]  D. Finan,et al.  FA 18.4: a phase-tolerant 3.8 GB/s data-communication router for a multiprocessor supercomputer backplane , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[6]  Stefanos Sidiropoulos,et al.  Current integrating receivers for high speed system interconnects , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[7]  William J. Dally,et al.  High-performance bidirectional signalling in VLSI systems , 1993 .

[8]  M. Horowitz,et al.  A semi-digital DLL with unlimited phase shift capability and 0.08-400 MHz operating range , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[9]  Mark Horowitz,et al.  A 700-Mb/s/pin CMOS signaling interface using current integrating receivers , 1997 .

[10]  M. Horowitz,et al.  Precise delay generation using coupled oscillators , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[11]  Y. Nakagome,et al.  5 GByte/s data transfer scheme with bit-to-bit skew control for synchronous DRAM , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[12]  C. Svensson,et al.  Measuring high-bandwidth signals in CMOS circuits , 1993 .

[13]  Y. Shirai,et al.  110 GB/s simultaneous bi-directional transceiver logic synchronized with a system clock , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[14]  J. Wei,et al.  A 660 MB/s interface megacell portable circuit in 0.3 /spl mu/m-0.7 /spl mu/m CMOS ASIC , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[15]  Matthew B. Haycock,et al.  A 2.5Gb/s Bidirectional Signaling Technology , 1997 .

[16]  Mike Galles.  Spider: a high-speed network interconnect , 1997, IEEE Micro.

[17]  Ron Ho,et al.  Applications of on-chip samplers for test and measurement of integrated circuits , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[18]  Victor E. Lee,et al.  A 500-megabyte/s data-rate 4.5 M DRAM , 1993 .

[19]  M. Horowitz,et al.  A 700 Mbps/pin CMOS signalling interface using current integrating receivers , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[20]  H. Tamura,et al.  A 2B parallel 1.25 Gb/s interconnect I/O interface with self-configurable link and plesiochronous clocking , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[21]  Delbert Raymond Cecchi,et al.  A 1GB/S SCI link in 0.8/spl mu/m BiCMOS , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[22]  R. Mooney,et al.  A 900 Mb/s bidirectional signaling scheme , 1995 .

[23]  William J. Dally,et al.  Simultaneous bidirectional signalling for IC systems , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.