Implementation of FinFET based STT-MRAM bitcell

DGMOSFET or FinFET has emerged as a promising candidate to replace conventional MOSFET which suffers from various disadvantages like subthreshold leakage, gate-dielectric leakage, SCE (short-channel effect) or DIBL (drain-induced barrier lowering). Emerging technology like FinFET reduces these and improves variability. This paper presents a FinFET based STT-MRAM bitcell which is gaining researcher's attention gradually by its nonvolatile nature and low power consumption. It proposes a 2-FinFETs, 1-MTJ based STT-MRAM bitcell to improve its performance metrics. Simulation results in HSPICE show that our proposed bitcell has less probability of read failure, write failure.

[1]  D. Vasileska,et al.  Quantum Transport Simulation of Experimentally Fabricated Nano-FinFET , 2007, IEEE Transactions on Electron Devices.

[2]  Stephanie Thalberg,et al.  Fundamentals Of Modern Vlsi Devices , 2016 .

[3]  M. Ieong,et al.  Investigation of FinFET Devices for 32nm Technologies and Beyond , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[4]  Satoshi Sugahara,et al.  Spin-Transistor Electronics: An Overview and Outlook , 2010, Proceedings of the IEEE.

[5]  Patrick Ndai,et al.  Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture Perspective , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  V. Kursun,et al.  Low-Power and Compact Sequential Circuits With Independent-Gate FinFETs , 2008, IEEE Transactions on Electron Devices.

[7]  Volkan Kursun,et al.  FinFET technology development guidelines for higher performance, lower power, and stronger resilience to parameter variations , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[8]  Xuanyao Fong,et al.  Bit-Cell Level Optimization for Non-volatile Memories Using Magnetic Tunnel Junctions and Spin-Transfer Torque Switching , 2012, IEEE Transactions on Nanotechnology.

[9]  Weisheng Zhao,et al.  Compact Modeling of Perpendicular-Anisotropy CoFeB/MgO Magnetic Tunnel Junctions , 2012, IEEE Transactions on Electron Devices.

[10]  R.V. Joshi,et al.  Leakage power analysis of 25-nm double-gate CMOS devices and circuits , 2005, IEEE Transactions on Electron Devices.

[11]  Aminul Islam,et al.  Variability analysis and FinFET-based design of XOR and XNOR circuit , 2011, 2011 2nd International Conference on Computer and Communication Technology (ICCCT-2011).

[12]  E.J. Nowak,et al.  Turning silicon on its edge [double gate CMOS/FinFET technology] , 2004, IEEE Circuits and Devices Magazine.

[13]  S. Dasgupta,et al.  Device and Circuit Co-Design Robustness Studies in the Subthreshold Logic for Ultralow-Power Applications for 32 nm CMOS , 2010, IEEE Transactions on Electron Devices.