Convex-cost flow based redundant-via insertion with density-balance consideration

As VLSI design complexity continues to increase, the yield loss due to via failure becomes more and more significant. Redundant via insertion is highly recommended for improving chip yield and reliability. In this paper, we study the redundant via insertion problem in a postrouting stage, where a single via can have at most one redundant via inserted next to it. The goal is to insert as many redundant vias as possible and, at the same time, try to equilibrate the via density, which is good for the via density rules. We propose a convex-cost flow based approach to solve the problem within up to three routing layers. The experimental results show that, the proposed method can produce optimal solutions on defined density grid structure with maximum redundant via insertion, and achieve an at least 32.61% improvement of via density equalization1.

[1]  Ting-Chi Wang,et al.  Post-Routing Redundant Via Insertion and Line End Extension with Via Density Consideration , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[2]  Yao-Wen Chang,et al.  Full-Chip Routing Considering Double-Via Insertion , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Yervant Zorian,et al.  Guest Editors' Introduction: Design for Yield and Reliability , 2004, IEEE Des. Test Comput..

[4]  Andrew B. Kahng,et al.  Research directions for coevolution of rules and routers , 2003, ISPD '03.

[5]  G. A. Allan,et al.  Targeted layout modifications for semiconductor yield/reliability enhancement , 2004, IEEE Transactions on Semiconductor Manufacturing.

[6]  T. C. Huang,et al.  Numerical modeling and characterization of the stress migration behaviour upon various 90 nanometer Cu/Low k interconnects , 2003, Proceedings of the IEEE 2003 International Interconnect Technology Conference (Cat. No.03TH8695).

[7]  Louis Scheffer,et al.  Physical CAD changes to incorporate design for lithography and manufacturability , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).

[8]  Cheng-Kok Koh,et al.  Optimal post-routing redundant via insertion , 2008, ISPD '08.

[9]  Kuang-Yao Lee,et al.  Post-routing redundant via insertion for yield/reliability improvement , 2006, Asia and South Pacific Conference on Design Automation, 2006..